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Engineers throughout the electronics industry must understand
the details of integrated circuit (IC) design, so that they can
recognize possible IC applications, evaluate existing IC's, and,
at times, even design new IC's. In particular, they must under-
stand monolithic IC design, since the monolithic IC is the most
prevalent IC today, and typifies IC design problems.
This thesis provides a complete introduction to monolithic
IC design: circuit selection, circuit design, and circuit evaluation
are discussed. Fabrication information and terminology are included
as appendices. The corresponding design phases of a new IC — the
integrated voltage-to-frequency converter (VFC) — are discussed
in each section of the thesis, to illustrate the applications of
the various design principles. This integrated VFC, designed by
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This thesis develops the design of an integrated voltage-to-
frequency converter (VFC), as a case study in current integrated
circuit (IC) design procedures and considerations; it combines
all necessary introductory information into a single tutorial
example of monolithic IC design. Figure 1-1 shows the final
result of the design example: the circuit breadboard for a new
IC design.
Technical, literature on any new development has three common
characteristics: an historical sketch, illustrating the origin
of the new development; an attempt to justify the importance of
the new development by tabulating its advantages; and a list of
definitions, which attempts to provide some order to the chaotic
abundance of terminology surrounding the new development. It is
perhaps indicative of the present acceptance of IC's that this
paper relegates the first and last items to appendices, including
them only for the sake of completeness, and does not
debate the advantages of IC's at all.
Exploiting the tremendous potential of IC's today is often
1 **
hampered by two factors : '
1. An apparent hesitancy towards the use of IC's, particularly
linear IC's, on the part of large segments of the elec-
tronics industry; and
Definitions of "integrated circuit" and related terms are
provided in Appendix I.
References are cited sequentially in each section, using
arabic numerals in superscripts; all references are provided in a
single listing at the end of this thesis. Footnotes , cited by







2. The adherence of IC vendors to the production, almost
exclusively, of general purpose IC's.
Both of these factors seem to stem from a mutual ignorance:
potential IC users -- equipment manufacturers -- often lack
sufficient understanding of IC's to properly evaluate their
suitability, while IC manufacturers overlook specialized circuits
2-4
which might have the same demand as more flexible designs.
That IC's are definitely desirable and sometimes mandatory
elements of many systems today is almost universally accepted.
4
Unfortunately, there is probably a large number of equipment
manufacturers who cannot recognize a potential IC application
when they have one; certainly very few can design their own IC's,
and this design expertise may be exactly what is needed.
For instance, last year two TRW engineers described their
company's development of two families of hybrid IC's for a
telemetry system requirement. IC's were strongly desirable
for this system, but off-the-shelf IC's were unsatisfactory.
Fortunately, TRW had engineers who not only understood the
telemetry problem, but also were able to design suitable IC's.
Such an in-house dual capability was obviously essential to the
creation of an optimum system, but such capability is certainly
not yet common.
On the other hand, IC manufacturers are limited by economics,
Clearly volume production is essential in obtaining a low cost
IC : minimum efficient production for any specific linear IC is
about 100K units/year. To insure sufficient sales to justify
this sort of production level, IC manufacturers have concentrated
almost soley on circuits which have a wide range of possible
15
applications, and thus a wide range of possible customers. The
IC manufacturer does not usually have sufficient familiarity with
specific applications areas, such as industrial control, to
recognize where a special-purpose IC might have the necessary sales
potential.
Mutual education is the only solution to this mutual ignorance.
Potential IC users must acquire a working knowledge of IC capa-
bilities and constraints, and some competence in IC design, which
in turn require some understanding of IC fabrication, And IC
manufacturers need more information on possible IC applications,
so that new and probably more specialized IC ' s may be produced
where needed. Some mutual education has already occurred, supported
mainly by the IC vendors, who have tried to not only educate the
rest of the electronics industry with regard to IC's, but also
ascertain requirements that would lead to acceptable IC's.
The purpose of this paper is to provide some more of this
mutual education. The detailed description of circuit development
for the integrated VFC illustrates the problems and methodology
of the IC designer, furnishing insight for potential IC users.
But there is a message here also for the IC manufacturer: our IC,
which is designed for a single function in a single market, portrays
a radical departure from typical IC manufacturing axioms.
To be realistic we must limit ourselves to currently practical
procedures and considerations. For simplicity this discussion is
further limited to the common "six-mask" monolithic Silicon IC.
However, it should be noted that at present there is no single type
-;-
A description of monolithic Silicon IC production by the six-mask
method is provided in Appendix II.
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of IC that can be considered "best" in all respects. In fact no
single technology can provide a complete practical active IC --
even so-called "monolithic" IC's, such as the one designed here,
g
require deposited metallization for interconnections on the chip.
Nonetheless, study of the monolithic Silicon IC is important since
9 10
it represents the dominant technology today, and since its
capabilities and constraints are similar to those of IC's produced
by the other technologies.
Figure 1-2 shows the sequence of events preceding volume
production of an IC. In this thesis we will deal with the areas
which normally constitute the domain of the electronic engineer:
technology, specifications, circuit design, and breadboard eval-
uation. The necessary background information on technology is
given in Appendix II; this information is widely known in the
industry.
We begin this thesis by choosing specifications that give our
IC -- an integrated VFC -- realistic performance requirements based
on its intended market. Next, the specifications are used to select
a functional configuration for the IC, under the various constraints
of IC technology. Specifications and the functional configuration
are covered in the next section.
The third section of this paper deals with the actual circuit
design. A set of design rules is presented, and contemporary
practice in linear IC design is examined. Then the circuit design
for the integrated VFC is formulated.
''
12









Jlgure 1-2* Development of an IC.
18
In the fourth section the design is evaluated. A breadboard
version of the circuit was constructed, using actual monolithic
IC active devices, and its performance was measured. The results
of this evaluation are tabulated. "Next, a rough circuit layout
is given to demonstrate the feasibility of realizing the circuit
in monolithic form on a chip of moderate size. This completes
the usual role of the electronics engineer in IC design.
Because our primary purpose is to explain IC design procedures
and considerations, much of the information contained in this paper
is tutorial, and most of it has been published before. However,
by combining diverse information in a single treatment of IC design,
and by using the design of a new IC -- the integrated VFC -- as an
illustration, it is hoped that this paper will provide assistance
to the reader who might have occasion to use or design an IC.
19
2. CIRCUIT SELECTION
Linear voltage-to- frequency conversion is a common require-
ment in many forms of signal processing. Naturally, the form
of a VFC is dictated by, among other things, the application for
which it is intended. Our integrated VFC is primarily designed
for use in industrial control systems.
In this section we consider the various factors that lead
to the final choice of a functional configuration for our integrated
VFC. First, we examine the various VFC applications, with emphasis
on industrial control requirements. Next, pertinent theoretical
aspects of the VFC are discussed. Then we consider existing
schemes for realizing VFC ' s . And, finally, the functional config-
uration for the integrated VFC is selected.
The terms "VFC" and VCO" sometimes cause confusion. Here we
use "VCO" (voltage-controlled oscillator) for a basic oscillator
circuit whose output frequency varies with some controlling voltage.
We reserve "VFC" for a circuit which produces a periodic output
signal for a slowly varying (essentially DC) input signal, so that
output frequency is directly proportional to input voltage level.
Thus a VFC could be composed of a VCO, plus additional circuitry to
linearize the voltage- frequency transfer characteristic.
A VCO may in general have any periodic output waveform, but
usually the output is either discrete (i.e., pulses) or sinusoidal.
The next section shows why the pulse output is preferable for the
industrial application we have in mind. It should also be noted
that, compared with a sinusoidal-output VCO, a pulse-output VCO
usually is simpler and easier to reproduce in quantity, and has
20
wider frequency range and better linearity. For these reasons
we require a pulse output of our integrated VFC, and restrict
the terms "VFC" and "VCO" in this paper to circuits with pulse
outputs, unless some qualifying adjective is used, as in "sinusoidal
VCO".
VFC APPLICATIONS
Modern industrial control systems can be characterized by
the model in Figure 2-1.
The sensor output is typically a slowly varying voltage wave-
form, related to the process variable being measured. The channel
is normally noisy, so the sensor output signal is clearly a poor
choice for transmission. A binary waveform, with its significant
noise immunity, is an excellent choice. However, the binary wave-
form must be modulated to carry the process variable information.
Here a VFC is one obvious possibility for the transmitter. Figure
2-2 (a) illustrates such an application; as shown, a simple frequency
meter provides a good way to regain the original signal.
Moreover, process variable information may be needed in
digital form: digital "linearizing" is sometimes preferable to
2
its analog equivalent; also, the controller may include a digital
computer. Happily, a VFC lends itself readily to analog/digital
conversion; as shown in Figure 2-2(b), all that is needed is a
counter with appropriate gating. This is one way currently used
3
to build inexpensive digital voltmeters.
Linearizing" here means conditioning signals to remove the














Figure 2-1 1 An industrial control system model*
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Plgure 2-2: VFC applications.
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Our integrated VFC is designed for the above applications:
analog/digital and analog/binary conversion in industrial control
systems. Such systems typify the omnipresent compromise between
cost and precision. Sensor accuracy is normally on the order of
. 17» , so it is unnecessary, as well as expensive, for other
components in the control system to have tolerances much less than
this,,
The gated counter mentioned above indicates events per unit
time: the number of pulses received from the VFC in a fixed
interval. If the counter is followed by a circuit which maintains
a running total of counter outputs, the result is digital integration.
This arrangement, Figure 2-2 (c), has several uses; for example,
4
chemical analysis and gas chromatography.
Swept oscillators are used in signal simulation for circuit
testing, and in signal analysis and identification. If a sinusoidal
output is desired, and the frequency range is less than twice the
lowest frequency, a VFC may be used with a single low-pass filter,
as in Figure 2-2 (d).
Frequency modulation (FM) is just another term for voltage-to-
frequency conversion. In this paper we will use "FM" and "voltage
control of output frequency" synonymously. Any monolithic IC,
including our integrated VFC, is limited to low frequencies by
parasitic effects. However, even low frequency FM has its uses.
For example, sub-carrier FM in telemetry involves frequencies usually
well below 1 MHz; the maximum Inter-Range Instrumentation Group
standard subcarrier frequency is below 81 KHz.
*
Cf. for example, BLH Electronics, Inc. product data on S-4
strain gages.
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Phase- locked loops are used to derive a waveform which is
at the same frequency as, and in phase with, some periodic signal.
A typical phase- lock loop is illustrated in Figure 2-2(e); the
VFC output may be filtered if a sinusoidal derived waveform is
desired.
The examples mentioned above show the wide applicability of
a VFC. The industrial control applications, with their wide
tolerance and low frequencies, represent the best initial design
objective for an integrated VFC.
THEORETICAL BACKGROUND
As pointed out in the preceding section, VCO's and VFC's have
numerous important applications. In order to select a type of
VCO or VFC for a given application, it is certainly helpful, if
not mandatory, to have an exhaustive list of possible circuits
from which to choose. In this section we will construct, in rough
form, this categorization.
Unfortunately, there is little unified theory behind the VCO
and the VFC. In fact, there is little unified theory for oscil-
lators in general. Much has been written concerning VCO's and VFC's,
and much more has been written about oscillators, but the approach
invariably is to consider a specific circuit, chosen by trial-and-
error engineering for a unique application, and analyzed by some
method which lends itself readily to the circuit under consideration.
Thus there is very little common basis for comparison of dissimilar
circuits
.
Edson classified oscillators as harmonic or relaxation types:
harmonic oscillators with nearly sinusoidal outputs and relatively
25
stable output frequencies, as opposed to relaxation oscillators
with decidedly non- sinusoidal outputs and frequency drift problems.
However, this is a classification by degree rather than type:
Edson points out that there are many oscillators which defy definite
assignment to either the harmonic or relaxation groups, and that
any particular circuit can be a relaxation or harmonic oscillator
gdepending on the relative magnitude of its parameters.
9
In his doctoral dissertation, Hachtel made an exhaustive clas-
sification of oscillators based on energy storage. He concluded
that there were twelve possible types of oscillators; his listing
is given in Table 2-1. This classification is certainly more
helpful than Edson' s harmonic and relaxation categories.
However, to retain a degree of simplicity in these remarks,
we postpone a closer look at Hachtel's list until the next section;
here we examine oscillators, VCO's and VFC's from a simpler,
though cruder viewpoint.
A basic oscillator, Figure 2-3(a), consists of a circuit which
converts a portion of energy supplied to it into an output signal
which has a periodic waveform. Typically, energy is supplied in
the form of DC power. The output signal is often, but certainly
not necessarily, a sinusoid or pulse train. In the oscillator
circuitry there are always a number of parameters, and at least
one voltage or current reference, which determine the operating
*
Hactel excludes opto-, thermo- , and piezo-electric energy




TYPES OF OSCILLATORS (a)
Type (b) Energy (c)Storage Output Frequency Relation^ '
RC Phase Shift D, E f
osc
K/RC
IC Negative Resistance I, E
IC Phase Shift D, I, E






LC Negative Resistance E, M f
osc
K/(LC) 1/2
LC Phase Shift D, E, M
RL Phase Shift D, M
IL Phase Shift S, I, M -
IL Negative Resistance I, M
ILC Negative Resistance I, E, M
ILC Phase Shift D, I, E, M
(a) After Hachtel.
(b) Oscillators with D-type energy storage are usually formed with
two-port active devices, hence "phase-shift". Oscillators without
D-type storage are usually formed with one-port devices, hence
"negative-resistance"
.
(c) Energy storage regions:
D Dependent source regions (i.e., actual storage elsewhere).
I Inertial energy storage (in energy of mobile charge carriers)
,
E Electric field energy storage (e.g., capacitance).
M Magnetic field energy storage (e.g., inductance).
(d) The fundamental output frequency is £q«q; K is typically positive
and real;t? is some appropriate transit time for mobile charge carriers
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Figure 2-3: Evolution of a VFC.
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conditions of the oscillator, including its output frequency
,
This fact is indicated schematically by the capacitor and
battery in Figure 2-3(a).
Oscillators are of course composed of active and passive
components. Output frequency of any oscillator depends on the
values of its passive components and references; typically,
the only requirement placed on its active devices is some sort
of minimum gain. In general, the oscillator configuration
selected dictates the output waveform; "control" i©f an oscillator
usually means controlling its output frequency.
There are three possibilities for a VCO : the applied volt-
age may be made to control one or more parameters, one or more
references, or some combination of parameters and references
in an oscillator. In all cases, there is some resulting volt-
age-frequency characteristic. Figure 2-3 (b) shows a generalized
controlled parameter VCO, with its transfer characteristic.
As mentioned earlier, a VFC consists of a VCO plus some
extra circuitry, indicated by the ambiguous terms "filter" and
"feedback network" in Figure 2-3(c). The purpose of the extra
circuitry is to force an overall linear input voltage-output
frequency relationship, as indicated in Figure 2-3(c).
Note that, in both the VCO and VFC, whatever furnishes the
control voltage may also furnish energy, in addition to that
provided by the power supply.
So far, nothing has been said about what may constitute
oscillator, filter, or feedback network. It is tempting to rule
out immediately any circuits which cannot be fabricated completely
29
(at least in theory) in monolithic form. For example, it might
seem that configurations requiring large, high-Q inductance can
be disregarded. Hachtel indicated which of the oscillator types
of Table 2-1 were "integrable" (i.e s
,
capable of being totally
constructed in monolithic form). Not surprisingly, Hachtel
concluded that the only integrable oscillators were those with-
out inductance: oscillators using RG phase shift, junction
transit time effects, or a combination of both.
In another instance, Howard and Pederson investigated
integrated VCO's, and stated that the only suitable candidates
were circuits whose output frequencies are determined by resistors
and capacitors. Howard and Pederson went on to conclude that,
excluding gain control of active devices, integrated VCO's must
be based on voltage-variable resistors or capacitors. This line
of reasoning shows a dangerous lack of familiarity with the methods
and economics of current monolithic IC's. As is pointed out in
Appendix II, optimum economics may well dictate that a circuit
consist of both an IC and external discrete components. Hence
no VCO scheme can be rejected simply because all of its components
cannot be built on a single chip. For this reason some of the VCO
circuits considered in the next section are not completely "integrable",
CURRENT VCO/VFC METHODOLOGY
In this section we cover existing methods of realizing VCO's,
and of combining VCO's and other circuitry to form VFC ' s . We will
do this within the theoretical framework outlined in the preceding
section.
30
The controlled parameter circuit is the more obvious type of
VCO. Depending on the oscillator used, the controlled parameter
might be resistance, inductance, capacitance, or a combination
indicated by something like reactance or phase shift. Control
can be either mechanical or electrical. Mechanical control could
be accomplished by using a servomotor to vary the spacing between
capacitor plates, or to change inductance by moving a core
inside a coil. On the other hand, there are eight devices which
permit direct electronic control of at least one of the parameters
of interest. Possibly the earliest such device is the reactance
12
tube, which is discussed fully in the literature. The varactor
diode, which has recently become popular, provides a low, but
13
voltage-variable capacitance* Voltage-variable resistors are
also available: currently one may choose among semiconductor
diodes and both bipolar and field-effect transistors. Other methods
exist which provide a measure of direct electronic control, but
which have not achieved much acceptance: these comprise varying
14




1 S— 1 f\
controlling the phase shift (i.e., transit time) of junction,
and operating a transistor in its "inductive region 1
A controlled reference circuit is somewhat subtle. The output
frequency of some oscillators depends not only on parameter values,
but also on some reference current or voltage which may be appreciably
varied. For instance, the frequency of the basic astable multivibrator
19
may be varied over a wide range by changing a supply voltage.
31
20Similarly, the uni-junction transistor (UJT) relaxation oscillator
changes frequency as its bias current varies. The third common VCO
in this category consists of an integrator and some type of switch.
Here the integrator generates a ramp in one direction until its
output voltage equals some reference voltage; then the switch
changes the polarity of the voltage at the integrator input, causing
the ramp to reverse direction. Both saw-tooth (integrator output)
and square wave (switch output) waveforms are available in this
circuit.
The short list above covers essentially every available VCO
scheme. Clearly each possibility may be used to make a VCO from
more than one oscillator in Table 2-1. For instance, a varactor
(variable-capacitance) diode might be used in any of the seven
oscillators in Table 2-1 which utilize type "E" (electric field)
energy storage.
The VCO must be somehow transformed into a VFC; i.e., by
definition, the VCO's voltage- to- frequency characteristic must be
linearized. The ideal VFC characteristic is indicated in Figure
2-4 (a). There are five usual alternatives:
1. The VCO, Figure 2-4(b), might be accepted just as it is;
some VCO's have voltage-to-frequency characteristics
which are acceptably linear for some applications.
2. The VCO might have a "tractable" voltage-to-frequency
nonlinearity ; i.e., suitable "shaping" of the input
voltage, before it is applied to the VCO, may result
in a relatively linear over-all voltage-to-frequency
characteristic, as shown in Figure 2-4(c).
3c Negative voltage feedback could be employed (Figure 2-4(d)) (
The circuit shown here is essentially a nearly linear
voltage-to-voltage device (i.e., an amplifier) when its





















t H-^ K -*->
(f)* Heterodyning system.
Jlgure 2^4: The ideal VFC and five practical approximations*
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converter (low pass filter) output (V,). Hence any
negative voltage feedback decreases trie gain but
linearizes the V,N/V.. transfer function, which means
that the VyN/f ,,T transfer function is also made
more linear
,
4„ Negative feedback could be used in a circuit analogous
to the proportional-error control system. This circuit,
illustrated in Figure 2-4(e), compares the input signal
with a voltage proportional to the output frequency,
and applies the error (V..) to the integrator. The
integrator's capacitor can be viewed as a memory element:
it stores the VCO input voltage (V9 ), and modifies it so
that V, goes to zero. Note that virtually any VCO
voltage- to- frequency characteristic is acceptable in
this circuit, provided that it has a positive slope
(i.e., an increase in input voltage magnitude causes
an increase in output frequency)
.
5. The VCO might be linear over the desired bandwidth, but
with the linear range centered at a relatively high
frequency, so that heterodyning the VCO output with a
stable oscillator will result in VFC output frequency
components in the desired range. This last method is
indicated in Figure 2-4(f).
We now consider a sampling of VCO papers published over the
past two decades, to illustrate evolving techniques and enhance
21
our perspective for viewing the various alternatives, Artzt,
in 1944, reported the successful operation of a tube RC phase-
shift VCO; resistance (in this case, input resistance of a vacuum
tube) was varied to achieve FM. Artzt reported that previous low
frequency VFC's had used reactance tubes with heterodyne lineari-
22
zation. In 1949, Ames described his design of a wide-range VCO;
again the basic oscillator used RC phase shift, but "RC" in this
case was actually provided by capacitively loaded cathode followers
which gave a voltage-controllable phase shift. Also in 1949 was
one of the earliest mentions of voltage control of the output
23frequency of an astable multivibrator: Sturtevant described
the general principles involved, and employed a voltage-controlled
34
constant current source to linearize the astable's voltage-
to- frequency characteristic.
During the 1950 's transistors came to popularity;
24Giacolletto in 1957 described another RC phase-shift VCO,
this time using transistors « Giacolletto was concerned with
frequencies where the transistors provided a significant portion
of the total phase-shift, so that FM was possible by varying
transistor bias.
Of course, there was a continuing need for VFC ( s for appli-
cations which demanded wider frequency ranges and better linearity
than a simple VCO could deliver. Two papers were published in 1961
which utilized the negative feedback VFC approach described earlier
25
Long developed a rather complex VFC based around a Shockley 4-
layer diode oscillator, which also included a monostable multi-
vibrator and level shifting for output pulse forming, and used a
differential amplifier for inserting the negative feedback into
20
the forward path; Voeker described a much simpler circuit which
consisted essentially of just a unijunction transistor relaxation
oscillator as the VCO, and again a differential amplifier.
Also in 1961 Greiner and Morgan returned to the RC phase-
shift VCO, using voltage-control of diodes' small signal resistance,
The heterodyne VFC was still a serious choice for designers; in
27
1962, Bell and Chiunti ' described an elaborate VFC which mixed the
outputs of a 1.2-2.2 KHz VCO and a 1.2 KHz fixed oscillator, with
filters and feedback to get a very linear 0-1.2 KHz VFC. In 1963,
28
Biddlecomb rediscovered the use of constant-current sources in
a solid-state astable multivibrator; just as Sturtevant had noted
35
14 years earlier, Biddlecomb found that the result was a linear,
29
wide-range VC0 o Goodman in 1964 conducted an extensive investi-
gation of the bipolar-transistor astable multivibrator as a VCO,
but he was primarily concerned with stability and linearity and
was content with a 2:1 frequency range.
Integrated circuits were becoming accepted by this time, and
circuit designers began to examine mechanisms which were suitable
1 f.
for integration. Uzunoglu in 1966 mentioned the possibility of
building a VCO using a semiconductor delay element as a voltage-
controlled phase-shifter in a feedback path; a similar circuit was
described by Yanai,
A final example of VCO design diversity is found in the 1967
30
paper by Giroux, describing a circuit which used voltage-controlled
diode resistance in a Wien-^bridge oscillator.
Now that we have scanned some previous approaches to building
VCO's and VFC ' s , it is interesting to pause here and examine some
system details of two current VFC ' s : the Wavetek Model 104 Voltage
Controlled Generator (VCG) and the Dymec Model DY-2210 Voltage- to-
Frequency Converter. These serve to illustrate current VFC
engineering practice, and provide intuitive insight into the VFC
design problem.
31
The Wavetek Model 104 Figure 2-5 (a), is an example of the
VCO used directly as a VFC, with no additional linearizing circuitry.
It consists essentially of the integrator-plus-switch VCO discussed
earlier. The Model 104 must depend on precise, stable operation of
each of its components to insure a low output error. The VCO out-
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(b)» Ifcmec Voltage-to-ftrequeney Converter (Model DI-2210):
basic block diagram and waveforms.
Figure 2-£>t Two contemporary VFC's.
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the slope of the integrator output (V,); when V reaches a fixed
value (+ V ), the hysteresis switch and output switch change statesH
in turn, causing a change in V_ which reverses the polarity of
the integration. Note that in Figure 2-5(a), R'^>>R, and V
is the positive applied voltage.
32
The Dymec DY-2210, " Figure 2-5 (b), is built around a transistor
blocking oscillator; i.e., an "IC negative-resistance oscillator" in
Table 1-1. Control of the VCO here consists of varying the bias
current of the blocking oscillator's transistor; this is the "variable-
reference" control mentioned earlier. The DY-2210 uses the proportional-
error linearization shown in Figure 2-4(d).
Table 2-2 compares these two configurations, which indicate what
might be expected of general-purpose VFC's, with a representative VFC
designed for industrial control use: the Acromag Model 1305-LX-l
Electronic Integrator Totalizer. This last device, in spite of its
resounding title, is merely a VFC. Unfortunately, circuit details
were not available for the Acromag Model 1305, but its specifications,
33
listed in Table 2-2, illustrate typical industrial requirements.
Referring to Table 2-2, note that apparently an industrial control
VFC is similar to the general-purpose VFC's, especially in accuracy,
temperature coefficient, power requirements, and physical size. The
only notable differences are lower output frequencies and a surprisingly
lower price for the industrial control VFC. The lower output frequencies
are necessary in this case because the Acromag Model 1305-LX-l is
intended for use with a mechanical counter; they might be too low for
accurate monitoring of some process variables.
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Table 2-2


























20:1 (not listed) 20:1
Approximate 0.1 0.1 0.1
























































Price $595 $895 $199
(a) Frequency range listed is absolute limits; maximum frequency
change is for a given control setting.
(b) Accuracy is given in per cent of full-scale frequency.
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Howard's and Pederson's previously mentioned paper is
the only one unearthed in a comprehensive literature search which
specifically considers integrated VCO's. Because of this, their
final design is worthy of examination. Howard and Pederson limited
themselves to the RC phase-shift oscillator, with voltage-variable
resistors or capacitors, for their VCO design. The varactor diode
was considered as a voltage-variable capacitor; it was rejected
because its capacitance was too low for the frequencies they required,
and because it would require extra processing steps if it were part
of a monolithic IC. Instead, field-effect transistors (FET's) were
selected as variable resistors. The final circuit design included
FET's, bipolar transistors, 58Kil total resistance, and .02Llf
total capacitance. Since simultaneous production of both FET's
and bipolar transistors is not currently feasible, and since
monolithic area requirements for .02 Uf compatible capacitance are
prohibitively large, a production version of the Howard-Pederson
VCO would probably be much like their breadboard model: resistors
and bipolar transistors on one chip, FET's on another, and separate
discrete capacitors. In short, their integrated VCO is not "integrable"
by the same criteria that led to its design.
THE FINAL CHOICE
At this point we have considered applications, theory, and existing
designs for the VFC. Economics must necessarily be the ultimate basis
for decisions in engineering. In the initial stages of linear IC
design, the high initial tooling costs and the expense of any changes
in production circuits provide two essential economic criteria:
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1. A very large potential market must exist; and
2. The circuit design used must be nearly optimum from the
standpoints of both cost and performance.
A large potential market does exist for an integrated VFC in the
area of industrial controls. The discussion of VFC applications
pointed this out and went on to illustrate other possible market
areas. Now we are concerned with the second economic criterion:
based on the pertinent theory and the lengthy discussion of present
VCO's and VFC's, we must select the best possible circuit
configuration.
In order to select a near-optimum functional configuration
we must first define our design objectives; then narrow the field
of possible choices by considering these objectives, practical
engineering factors, and monolithic IC limitations; and finally
choose among whatever alternatives remain.
We have previously noted that the industrial control require-
ment is the intended design objective for our integrated VFC,
and that this requirement fits nicely with monolithic IC capabilities.
Specifications for such an application are somewhat arbitrary, but
the following are compatible with other typical elements of an
automatic control system, and agree previously discussed factors;
INPUT VOLTAGE RANGE: - 10 volts, DC
OUTPUT FREQUENCY RANGE: - 1 KHz
OUTPUT WAVEFORM: Constant-width pulse train
ACCURACY: + .1% of full-scale output frequency
Additionally, the following are typical of current volume-production
monolithic IC ' s
:
As mentioned in the Introduction, minimum efficient production of
linear IC ' s is about 100K circuits /year for each linear IC design produced.
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PACKAGE: Modified (12- lead) TO-5 can
POWER SUPPLIES: + 15 volts, - 15 volts, DC
DISSIPATION: 150 mw
The preceding section included three VCO approaches which
are unsuitable, provided that other methods will give equivalent
performance. First, mechanical parameter control may be dismissed:
for similar performance, an electronic device is normally smaller,
cheaper, and more reliable than a mechanical one. Second, we
rule out inductors and transformers if at all possible; these are
in general large, noisy, expensive, imprecise, and susceptible to
34
stray magnetic fields, by comparison with other components. And
third, for obvious reasons, we discard the reactance tube. Note
that ruling out inductance means disregarding the same oscillators
9
as Hachteldid, but for different reasons.
Monolithic IC limitations further restrict our selection. The
pertinent IC design considerations at this point, condensed from
Appendix II, are:
1. Most of the VFC circuit functions should be integrable;
at the very least, all active devices and their biasing
networks should be realizable on a single chip of moderate
size (on the order of 65 mils by 65 mils, maximum).
This is of course to take full advantage of the reliable,
labor- free interconnections and the very inexpensive
bipolar transistors afforded by standard (i.e., six-
mask) IC's.
2. The VFC circuit to be integrated should be relatively
insensitive to typical IC deficiencies, such as the lack
of precision resistors, and should exploit the various
advantages of IC's, such as V.,, matching.
The first consideration above means that FET's, four- layer diodes,
and similar exotic devices should not be considered; and that VCO's
and VFC's which depend on these devices (e.g., the Howard-Pederson
varistor-FET VCO ) are then not suitable for our design.
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There is one very stringent aspect of the rough specifications
above which should be examined now: the requirement for wide
frequency variation. Variable- parameter VCO's have output
frequency relations in terms of the parameter magnitudes of
passive devices, such as
Clearly, achieving wide frequency variation by changing the magni-
tude of a single parameter, such as capacitance in the equation
above, would be very awkward if not impossible. For this reason
we will omit all variable- parameter VCO's from any further consider-
ation.
One slightly subtle characteristic of all VFC ' s is their
ultimate reference: somewhere in every VFC is some absolute
quantity, such as resistance or voltage, which permits a form
of measurement of the input voltage. Also, it is desirable to
minimize the amount of application aggravation: as will be
discussed in the next section, the IC designer tries to minimize
the extra components and interconnections needed to use a given IC.
Minimizing user aggravation would seem to require that the VFC
reference be incorporated in the chip; this in turn means that a
voltage reference is the most likely choice, since it is earily
realized in an IC (by some kind of diode) and readily calibrated
if fine adjustments are necessary.
It should be clear that the basic IC limitations preclude
using an integrated VCO by itself as a VFC. Our wide frequency
range and .1% accuracy requirements make an open loop, integrated
VFC virtually impossible due to the inherent IC nonlinear ities and
chip- to- chip variations.
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At this point we are ready to answer two questions:
1. What basic VCO should we use?
2. How shall we structure the VFC using this VCO?
We have already limited our VCO selection to a controlled-reference
circuit, using only transistors, diodes, resistors, and capacitors;
and we have recognized the need for some kind of linearization
feedback to combine with the VCO in order to build our integrated
VFC.
It is impossible to make any sort of "best" choice for either
VCO or VFC. In neither case do we have a truly exhaustive list of
circuits to insure that we even consider all possibilities. How-
ever, there is one VCO which does meet all of our requirements and
is an obvious candidate: the voltage-controlled astable multi-
vibrator. And for a VFC the proportional-error system is the most
intuitively appealing, in that it provides continuous error correction,
The astable multivibrator in a proportional-error VFC is our
final choice for the integrated VFC. While this may not be the
best choice, it is nonetheless a good one. Figure 2-4(e) indicated
the basic VFC arrangement, which included a frequency-to-voltage
converter in the feedback loop, and the usual summing junction.
Since we have constant-width, unipolar output pulses at a variable
frequency, frequency-to-voltage conversion merely requires a low-
pass filter. Also, the summing junction can be eliminated by applying
the control voltage and the feedback (DC) signal to the same point
in the forward path but at different polarities. And, finally, since
the integrator is itself a low-pass filter, we can eliminate the
separate low-pass filter from the feedback path.
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Figure 2-6 shows the functional configuration we have selected,
and some typical waveforms. Operation of this VFC is fairly straight-
forward: the integrator integrates the difference in the input
signal (VTN ) and the DC component of the output signal (V„) , so that
the integrator output (V_) is at the correct value to make this
difference zero. When the difference is zero, the output frequency
(f ) is directly proportional to V N , as required.
For instance, referring to Figure 2-6, consider the step response
of the VFC. Initially Vp is just a ramp with slope proportional to
V T>1 . As long as V is below the turn- on voltage of the astable,IN & C
the astable output is at zero frequency (i.e., a constant zero volts).
As mentioned before, the integrator essentially only sees the DC
component (V ) of the astable output. The integrator output is
actually the integral of V + V
,
but this is equal to the integral
of V T . T before the astable turns on. When V_ reaches V_,_ , the astableIN C CI
turns on. Now the astable output has a non-zero average (V ) , so
the magnitude of the integrator input (V + V ) is reduced. This
in turn reduces the slope of Vr . Steady state is reached when the
astable output is at the desired frequency (f
n ); here V and V
are equal in magnitude, so the integrator input is zero (V is
negative), and the integrator output stays constant at the value
(V ) corresponding to f on the astable 's voltage- to- frequency
transfer characteristic.
In general, a voltage-controlled astable multivibrator will
have some minimum frequency of operation (excluding zero frequency).
We use "turn-on voltage" to refer to the voltage corresponding to
this minimum frequency (i.e., the voltage required for the astable
















Figure 2-6: Functional configuration and
waveforms for the integrated VFC.
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The above explanation is of course oversimplified. The time
scale in Figure 2-6 is distorted, and matters of timing, scaling,
and whether or not steady state can be reached have been omitted,
all in the interest of clarity. These will be more fully explained
later. One important aspect of the circuit should be clear after
a little study: the nature of the feedback and general arrangement
is such that the astable must have a positive voltage- to- frequency
characteristic (i.e., an increase in the magnitude of V^, for
V_ ^> V_
1 ,
must correspond to an increase in f )
.
One final qualifier should be added to this entire circuit
selection procedure: we have restricted ourselves to the capabilities
of standard production monolithic IC ' s . As Lin and his colleagues
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pointed out in a recent state-of- the-IC-art survey, monolithic
devices, such as SCR's, are now feasible; certainly, in time, even




The development of an IC is outlined in the Introduction;
as shown in Figure 1-2, the design phase of IC development,
discussed in this section, is governed by design constraints
forced by the IC technology, and design objectives provided
in a set of circuit specifications.
IC development first involves a value judgement: it must be
decided whether an IC satisfying the design objective seems feasible
under the various technological constraints. In the preceding
section we arrived at a functional configuration which appears
amenable to monolithic integration. Of course, as Appendix II
points out, total integration is never essential; instead, a
combination of external discrete components and a monolithic IC
is often the optimum solution to a set of design objectives.
For instance, most monolithic IC linear amplifiers, regardless
of their application, require external passive components for
frequency compensation. In our design, based on the functional
configuration in Figure 2-6, external components are necessary
at least for the feedback capacitor in the integrator, and for
cross-coupling capacitors in the astable multivibrator
.
In this section we examine the evolution of the circuit design
for our integrated VFC. First, we must define the degrees of
freedom of the IC designer: we list monolithic IC design rules,
which follow directly from the technological constraints discussed
in Appendix II. Next, typical parameters of the components avail-
able for use in the monolithic IC are listed. And finally we
develop the integrated VFC circuit design.
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Before we consider its details, two aspects of the IC design
process merit mention:
First, it is important to recognize that monolithic IC design
is primarily an empirical process. Circuit complexity and capability
exceed the limits of semiconductor and circuit theory in analysis
and synthesis. Typically a monolithic IC design is devised largely
by intuition, and evaluated by breadboard testing. The design rules
below reflect this empirical nature.
Second, monolithic IC design is predicated on the basis of a
standard production line. The major monolithic IC manufacturers
have found that the most profitable mass production occurs when
all circuits are produced in exactly the same steps, differing
2
only in masks ; this standard production has given each IC manu-
facturer much detailed information on the components from his
production line, so that a list of component parameters (such as
the typical one in this section) is a common tool of the IC
A 3designer.
THE- MONOLITHIC IC DESIGN RULES
Based on the limitations and capabilities of monolithic IC
fabrication, a set of design rules has become widely acknowledged.
The information on IC design rules and component parameters
is a condensation and correlation of numerous IC design papers.
The Introduction stressed the fact that monolithic IC capabilities
and constraints were similar to those of IC's from other technologies
it is interesting to note the close similarity between the monolithic
(bipolar) IC design rules listed here and the constraints given for
designing monolithic MOS IC's^° and multichip hybrid IC's. '
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These rules identify certain components or arrangements
with cost labels (e.g., "expensive"); Appendix II shows that
the cost of a component is directly related to the chip area it
requires; cost and area are usually synonymous. The rules are:
a. Resistors . Use small values of resistance; resistance
is expensive. If a 60 mils square chip contained only a single
base-diffusion, .5 mil wide resistor, it would have a value of
only about 1.5MXI; a practical upper limit for total resistance
of an IC's diffused resistors is 150Kfl.
Make circuit performance, including operating points, dependent
on resistor ratios rather than resistor absolute values.
b. Capacitors . Use small values of capacitance, or better
yet, use no capacitance; capacitance is very expensive. If an
entire 60 mils square chip was processed as a single MOS compatible
capacitor, it would have a value of only about . OOljAf-
c. Inductors . Use no inductance; inductors are impossible to
integrate in monolithic form.
d. Diodes . Use suitably connected npn transistors for all
diodes, including Zener diodes. The B-E junction diode, with
C-B junction shorted (Figure II-6(a) ), is preferable wherever its
low breakdown voltage is acceptable.
e. Transistors . Use npn transistors wherever possible; these
are inexpensive and perform as well as discrete transistors; as
opposed to pnp transistors which are inexpensive but perform poorly
(lower h , bandwidth). Make circuit performance depend on transistor
FE
parameter ratios (i.e., transistor matching) rather than absolute
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values. As with resistors, transistor parameters have better
ratio tolerances than absolute value tolerances. Exceptional
matching is possible with V. p .
f. External connections (IC package pins). Use the
minimum number possible; these are expensive, both because of
the large aluminum pads needed on the chip, and because of the
labor costs in wiring the pad on the chip to the package lead.
Also, the package to be used determines the maximum number of
leads available; twelve leads are the most that can be accom-
modated by the popular modified TO-5 can.
g. Isolation regions . Although actual mask design follows
both circuit design and breadboard evaluation, one aspect of the
actual physical layout of the chip should be considered during
circuit design: the number of separate isolation regions (regions
surrounded by a single p+ isolation diffusion) . These should be
minimized since they are expensive; moreover, minimizing the
number of isolation regions decreases parasitic capacitance in
the IC.
h. Power requirements . Use low voltage supplies, preferably
at typical IC values (such as +6V, -6V; +15V, -15V; +9V, -8V) , to
minimize power dissipation. The high component density of monolithic
IC's requires that each component be operated at a very low DC
power level. The package thermal resistance determines total
permissable power dissipation. Voltage levels are limited by
component ratings (usually transistor L^ )
.
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i. Temperature stability . IC's can be made which depend
on very close thermal tracking for temperature stability, since
all components in an IC are very close together on a common
substrate, and thus tend to be very close to the same temperature;
very tight thermal tracking can be attained in adjacent components
on the chip.
j. Adjustments . No component adjustments during production
of monolithic IC's are feasible. This means that an IC design
must function over the full range of expected parameter variations.
k. IC application . The amount of external components and
interconnections required to achieve a desired circuit function
with an IC should be minimized, since these tend to reduce the
reasons (cost, reliability, size, etc.) for using the IC, and thus
tend to reduce the IC's sales potential. Quite obviously, the
object of IC design is to select circuits which exploit the inherent
advantages of monolithic components, while avoiding configurations
that are expensive or impossible to achieve in monolithic form.
Often this involves functional substitution, such as the common
approach of using a constant current source (active devices and
small resistance) in an IC, in place of a large resistor.
MONOLITHIC IC COMPONENTS
Table 3-1 lists typical parameters for monolithic IC components
.
It is noted above that an IC designer normally has detailed
component information, based on a large data base from a standard
production line. This information is usually proprietary, since it
includes process and geometry details for realizing desired device
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characteristics. No such information was available for this
report, so we use the typical values of Table 3-1 for our IC
design.
Very complicated IC models have been advocated for monolithic
28
IC components, to account for their parasitic effects. These
29
models have ranged from distributed networks ' to networks which
30include lumped equivalent elements for the parasitic effects.
Table 3-1 includes none of these parasitic effects, in any form;
we use a much simpler model for our IC design.
This simplification is made for two reasons:
First, the primary purpose of any model must always be to
facilitate design by providing a simplified symbolization of
31
physical processes; the complicated IC models mentioned above,
which include parasitic effects, are too cumbersome to be readily
manipulated. Unfortunately, theory has not been able to keep up
with the empirical progress in IC design, to the extent that
precise theoretical evaluation of current IC's is virtually
32impossible.
Second, the parasitic effects which lead to model complications
are often negligible for a properly designed monolithic IC, operated
at relatively low (< 1MHz) frequencies. Experience has shown that
33device intercoupling in monolithic IC's is usually insignificant.
For collector currents above 250 LI a, collector-to-substrate leakage
34
currents are similarly insignificant. Isolation requires that
the various collect-substrate junctions be reverse biased, but this
is easily done by connecting the substrate to the most negative
potential in the IC.
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Table 3-1
TYPICAL MONOLITHIC IC PARAMETER VALUES




Limiting voltage across resistor 30 v
LV
RS





Maximum power dissipation 0.1 w
- Absolute value tolerance + 20% (b)
- Ratio tolerance + 4% (c)





2. HIGH S PEED DIODE (Figure II-6(a))
F
Forward voltage 0.70 v (e)
MV
F
Forward voltage match + 5 mv
BV
R .
Reverse breakdown voltage 6.5 v
« Recovery time < 5 nsec
3. MEDIUM SPEED DIODE (Figure II-6))
V
F
Forward voltage 0.72 v (e)
MV
F
Forward voltage match + 8 mv
BV
R
Reverse breakdown voltage >30 v















Symbol Parameter Value Notes
f
T




























- Drift of BV
BE
+ 1 mv/°C (8)









breakdown voltage (reverse bias)
5 . LATERAL pnp TRANSISTOR ^
FE
DC current gain, I-/I-
L D
2
6 . VERTICAL pnp TRANSISTOR
h
FE
DC current gain, I /I 20
7. TO- 5 PACKAGE






(a) T is ambient temperature; all T = 25 C unless otherwise noted
(b) R<30K. (c) Ratio <10:1.
(d) 0°C^T^125 C and -55°C^T^0°C, resp r
(e) I = 1 ma.
(f) Drift refers to a definite change (as, mv) , as opposed to
temperature coefficient, a percentage change.
(g)
-55°c^T^125°C.
(h) Parameters for both types of pnp transistor are the same as for
the npn transistor, with the exception of h
FE
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The most noticeable effect of IC parasitics is degradation
of amplifier frequency response. Rather than attempt to analyze
this complex phenomenon, we use rough assumptions to determine
frequency response (and compensation requirements) in the IC
A i 35design.
INTEGRATED VFC DESIGN
In the following discussion we develop the circuit design
for the integrated VFC. As shown in Figure 2-6, we require two
major components for our VFC: an operational amplifier and an
astable multivibrator. We first consider the operational amplifier:
its general characteristics, its typical monolithic elements,
and its design in the integrated VFC. Next, we consider the astable
multivibrator: its classic form, and modifications to make it
amenable to integration. Finally, we combine both major components
into the integrated VFC design.
In designing these components we are restricted by the
stringent design rules and a limited selection of components, both
listed above. The monolithic IC designer has only two degrees
of freedom: ingenuity in creating unique circuits, and optimization
of component geometries. We concentrate on the former, since the
latter only serves to enhance performance bf a working design.
The operational amplifier portion of the integrated VFC is
a straightforward design problem; more than fifty different monolithic
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IC operational amplifiers are presently on the market. The ideal
operational amplifier, indicated in Figure 3-1 (a), has infinite band-
width, infinite voltage gain (A ), and zero offset (i.e., V.. =
when V = 0, and vice versa). Figure 3-1 (a) indicates a differential-






















(b). Typical IC operational amplifier*









(c). Inverting amplifier configuration.
Figure 3-1 1 The operational amplifier.
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non-inverting input (marked with a plus sign) results in a positive
output voltage, while a positive voltage applied to the inverting
input (marked with a minus sign) results in a negative output
voltage. An IC operational amplifier is of course limited to finite,
non-zero input and output impedances, bandwidth, voltage gain, and
offset; some typical IC operational amplifier parameters are
38indicated in Figure 3-l(b).
The properties of the ideal operational amplifier are valuable
because when an ideal operational amplifier is used in a circuit
with negative feedback, the performance of the circuit depends
only on the feedback elements. For instance, an ideal operational
amplifier in the simple inverting amplifier circuit of Figure 3-1 (c)
has an overall gain (A = V /VTN ) equal to the ratio of the feed-
back and input impedances
:
The analysis leading to the above expression, and other theoretical
facets of operational amplifier applications, are widely covered in
39-45
the literature; these are not discussed here. Also, it has
been shown that non-ideal operational amplifiers perform quite
close to the ideal case: the parameters listed in Figure 3-1 (b)
45
are satisfactory in many applications.
Three common building blocks for monolithic linear IC's merit
detailed mention; these are the constant current source, the dif-
ferential amplifier, and the level-shifting stage:
(1) The constant current source is shown in Figure 3-2 for
both the npn and pnp transistor; note that the pnp current source





(a)* The npn constant current source*
¥2"




(c)* A modified npn constant current source,
Figure 3-2: The constant current source.
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current source is more correctly a current sink" since the actual
direction of the controlled current (I ) is into the circuit.
o
In both of the basic current source circuits, for proper selection
of V
1
and V„ and under the usual assumptions (large h , V = .6V),





Figure 3-2(c) illustrates a modification of the basic npn current
source; here, for proper selection of V, and V„ and under the usual
assumptions, the controlled current is independent of V..
,
V_, and
Clearly the constant current source is a valuable item for the IC
designer, since it provides a large (theoretically infinite)
resistance using active devices and small values of resistance:
a large chip area effect is realized by a combination of small-
area elements.
(2) The differential amplifier, shown in Figure 3-3, is
another popular device in IC designs, because it takes advantage
of the excellent transistor matching possible in IC ' s , usually
requires a minimum of external capacitance compared to other
configurations, and can be constructed so that its gain is
dependent on resistor ratios and so that large resistance values
47 48
are not required. The differential amplifier is extensively
49 50
analyzed in the literature; ' this discussion is restricted
to a few simple results and implications of such analysis. In













(b). Addition of one constant current source*
ill
(c)* Addition of three constant current sources*
figure 3-3: Evolution of an IC differential amplifier stage*
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differential input signal (V. - V., ) causes an amplified dif-
ferential output signal (V - V , ): such a differential signalr oa ob &
is commonly called a differential mode, or DM, signal.
In any real circuit, unbalances will exist; clearly we wish
to amplify the DM signal more than any voltage common to both
input terminals (called the common mode, or CM, signal). Middlebrook
shows that one way of increasing the ratio of DM gain to CM gain
is to make R in Figure 3-3 (a) very large, by replacing it with the
constant current source as shown in Figure 3-3 (b). Here the
constant current source symbol represents the npn circuit of Figure
3-3(a).
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For the circuit in Figure 3-3 (b), it has been shown " that,
if
then DM gain is, under the usual approximations (small signal,
large h^)
,
Also, again using the usual approximations, the input impedance
FE26 h
K/M - I© (wa)
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where R TXT is in ohms.IN
Clearly we would like a high DM gain and a high Rtn j and the
only way to achieve both is to make R very large. Here is another
application for the constant current source: with constant current
sources replacing all the resistors in the basic differential
amplifier of Figure 3-3 (a), we have the circuit of Figure 3-3 (c),
which has theoretically infinite gain and CM rejection (i.e.,
A /A ) , and potentially very high input impedance. The
62
collector-lead constant current sources in Figure 3-3 (c) can be
realized by the pnp circuits of Figure 3-2 (b); the dotted line
indicates "slaved" current sources: current sources with the
same base voltage.
(3) Level shifting is necessary in DC-coupled amplifiers
when successive amplification by npn stages is performed, since
each successive amplification increases the DC component in
its output: in effect, a growing, positive DC error is added
to the signal. In order to have both amplifier input and output
nominally at ground potential when no signal is applied, the
amplifier must have a negative shift in DC level at some signal
point within the amplifier; this level shift is usually accomplished
by a Zener diode, by the combination of a constant current source
and a resistor, or by a pnp transistor stage.
A study of current monolithic operational amplifiers shows
that the typical design consists of four stages: a differential
input stage, a second gain stage providing single-ended (unbalanced)
output for a balanced input signal, a level shift stage, and an
output stage; the output stage determines the output voltage and
current limits, while the input stage provides most of the voltage
gain. Flexibility is a major design objective of monolithic
operational amplifiers: they must be suitable for use in a large
variety of feedback configurations, and so they usually require
several possible frequency compensation variations and stable
operation for all anticipated applications.
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The operational amplifier in our integrated VFC has only one
application: it is the basic element in an integrator. This single
application means that the design can be cruder than the typical
monolithic operational amplifier design; this also means that a
single frequency compensation method is satisfactory.
The basic operational amplifier design for the VFC is shown
in Figure 3-4(a); it consists of a differential input stage (Q ,CO,
a pair of emitter followers (Q-,,Q ), a differentially-driven
/ o
transistor (QQ ) , and a classic complimentary push-pull output
*
stage (Q 1R ,Q 1Q ). The input stage uses the three current source
(Qo»Q,»Qr) configuration developed in Figure 3-3. The emitter-
followers provide isolation to prevent succeeding stages from loading
the input stage unduly. The differentially-driven transistor
converts the double-ended output signal from the first stage into
a single-ended signal to drive the output stage. The output stage
is essentially a pair of emitter-followers, connected such that
only one transistor (Q 1Q or Q, Q ) is conducting at a time. Diodelo iy
D, and the constant current sources Q in and Q 1 .. provide bias control,
while diodes D _ and D and resistors R... , and R... 9 reduce cross-
over distortion in the output stage.
To illustrate the operation of the basic circuit in Figure 3-4(a),
consider that the non-inverting (+) terminal is grounded, and a
positive DC signal is applied to the inverting (-) terminal. Assume
*
This portion of the integrated VFC design was developed by
M. Ji Cochran, Cintra Data Systems, Mountain View, California.
64
o^+










(b). Complete circuit design.
-IS
JCOMP
Figure 3-U: The integrated VFC's operational amplifier.
65
that the Q, and Q- current sources act as large resistors, and
that the Q_ current source acts as an ideal constant current
source. The signal causes an increase in Ip9 ; because the total
current through the Q. - Q~ pair is held constant by Q, , the
increase in I _ is accompanied by a decrease in I - . This means
that V „ decreases (becomes less positive), and V . increases.
L> *_ LI
The emitters of Q-. and Q_ follow this voltage change: V
/ o t, /
increases, and V„_ decreases. Diode D, appears as a small
E8 6
incremental resistance to the signal, so V _ increases. Both
the increase in \f and the decrease in V„ cause a decrease in
B9 E9
V . Both Q and Q operate as emitter followers, so the out-
put voltage decreases also; if a load had been connected to the
output, Q iq would have turned on to draw the necessary current.
Note that the original positive signal at the inverting input
terminal has resulted in an amplified, negative signal at the
output terminal, as expected.
Note also that the design in Figure 3-4 (a) represents a
minimal operational amplifier configuration: it consists only
of one differential stage, buffering, double-ended to single-
ended signal conversion, and an output stage.
The complete circuit design, Figure 3-4 (b), adds essentially
only increased CM rejection to the minimal amplifier of Figure 3-4(a)
An additional current source (Q-) is necessary, of course, to
b
control the bias of the slaved npn current sources (Q„, Q in > and
Q, , ) . Q, controls the current through diodes Dl and D2, and thus11 b
controls the voltage across them; this is identical with the
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configuration shown in Figure 3-2(c) . It is the method of biasing
the slaved pnp current sources (Q.
, Q_, and Q,) which provides




If the circuit is operating normally, and no signal is applied,
the slaved pnp bases are approximately one "diode drop" ( . 6V) above
the equal collector voltages V - and V _.
If a DM signal is applied, the collector voltages V - and
L* J.
V shift an equal but opposite amount. These voltages changes
result in equal but opposite changes in the diode currents In , and
I
_, so that the total bias current through D„ (I ) remains
constant and the pnp current sources (Q, , Q , and CO remain near
their quiescent operating points.
If, instead, a CM signal is applied, both I , and I either
increase or decrease in the same amount, so that I _ changes also;
this results in the negative CM feedback effect. For instance,
assume that both V and V increase, so that V and V increase.
CI LZ ti / ho
Then I , and I _ decrease, causing a decrease in I^o- This
decreases the operating currents of the pnp current sources; the
decrease in 1^. and I„ r causes an effective decrease in V_ n andD4 C5 CI
V
_, so that the original CM effect is reduced. Similarly, the
reduction in the operating current of Q, decreases the magnitude
of the voltage drop across D.. and D , which decreases the operating
current of Q„; this also reduces V_- and V _, thus reducing the
original CM effect. In other words, the diodes D_, D , and D,.
produce negative CM feedback as previously stated.
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A frequency compensation terminal at the collector of Q_
9
is shown in Figure 3-4 (b); its use is explained in the next
section.
Figure 3-4 (b) indicates +15V and -15V power supply require-
ments : these values were chosen to permit wide output voltage
variation; any smaller output-variation will then have smaller
distortion than with smaller supply voltages.
The astable multivibrator portion of the integrated VFC
provides a different design problem than that for the operational
amplifier: instead of simplifying an existing monolithic IC
design, as with the above operational amplifier design, we must
convert the common discrete astable circuit to a form suitable
for integration. The classic astable is shown in Figure 3-5(a);
this circuit is essentially unchanged from the one first reported
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by Abraham and Bloch in 1919. Astable operation, which is
widely explained elsewhere, has three major drawbacks:
1. Since both transistors are biased for what would be
saturation in the absence of the cross coupling capacitors, it
is possible (and not uncommon) for both transistors to become
simultaneously saturated when power is applied, or when some
parameter is changed. This condition is called "latch-up"; a
latched-up astable is inoperative.
2. The transistion from saturation to cut-off requires
capacitor charging at the collector node with a time constant
CR ; this leads to the characteristic rounded edge of the output
waveform, shown in Figure 3-2(a), and what may be an unsatisfactorily
long output waveform risetime.
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(b), A latch«<ip proof astable.
^,i ex
(c)» An astable with catching diodes.
Plgure 3-5: Common Astable Jiiltivibrator Penmrtavions,
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3. Drift in output parameters (especially frequency) may
be excessive due to temperature, power-supply voltage, and
component parameter variations.
Methods exist for remedying all chree drawbacks. One
common circuit for eliminating latch-up is shown in Figure 3-5(b);
elementary analysis shows that this circuit cannot have both Q,
and Q simultaneously in saturation < Perhaps the simplest
method of decreasing rise-time is to clamp the collector of the
cut-off transistor to a voltage less than the supply voltage,
by what is called a "catching" diode; Figure 3-5 (c) (after
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Goodman ) illustrates one method of using catching diodes.
And, finally, Marcus and Smith have demonstrated that frequency
stability can be significantly improved in an astable by using
additional circuitry; for instance, with one circuit Marcus and
Smith reduced frequency drift to less than 0.1 per cent for
o o
temperatures from -55 to +75 C.
The immediate problem in adapting the classic astable
circuit for monolithic integration is the need for large resistors:
keeping collector current in the saturated transistor at 1 ma would
require a 15KIL collector resistor for the +15V supply decided on
above, and this in turn would require base resistors on the order
of 150KH. Substituting slaved current sources for the resistors
in the classic circuit, as shown in Figure 3-6(a), makes the
basic circuit integrable. The cross-coupling capacitors, C. and
C
,
must be external components, as discussed above., Current
sources have another advantage, in addition to requiring less chip
area, over large resistors: base waveforms are linear rather than
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(a). Elimination of resistors.





(*)• slaveforms for final circuit.
Figure 3-6: Tho integrated VFC's astable multivibrator,
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exponential during the capacitor-charging interval, so the time
when base voltage reaches the transistor turn-on voltage is more
tightly controlled, which means that operation is more stable,
especially at low frequencies (i.e., long charging times for
the capacitors)
.
In addition to eliminating large resistors, there are four
requirements for our monolithic astable:
1. The circuit should have a constant-width pulse train
output, with a voltage-controlled frequency.
2. The circuit should have a positive voltage-to-frequency
characteristic (i.e., an increase in input voltage causes an
increase in output frequency)
.
3. The circuit should not be subject to latch-up.
4. The circuit should employ catching diodes to limit effect-
ive output rise time.
An examination of the literature revealed no single circuit
design which satisfied all of the above requirements without
prohibitive complexity. Satisfactory astable design must instead
rely on the primary degree of freedom of the monolithic IC
designer: ingenuity in the design of unique circuits.
Figure 3-6 (b) shows the essential elements of the unique
astable design for the integrated VFC; this design meets all
of the above astable requirements. Normal operation of the
circuit in Figure 3-6 (b) is as follows:
Assume that the circuit is biased properly, with a
sufficiently positive input voltage (VTM ) for the astable to
Patent applied for, docketed under Navy Case Number 48,014
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function. Assume also that initially Q is on (i.e., in saturation)
and Q is off, at a point in time corresponding to the origin of
the waveform plots, Figure 3-6(c) Q-. 7 is a lateral pnp transistor,
D_ is a high speed diode., and D
?
and D~ are medium speed diodes;
nominal diode and transistor parameters are as listed in Tabie 3-1.
With Q on, the current out of Q goes through Q and V „
is about .01 V; V is about <8V n 0. is off, so essentially
all of the current out of Q . goes through D Q , D , and Q„ n to
ground; Q is saturated and D is broken down, so V is at about
6.3V and V is at about 7,3V. Q is in the active region, with
vjIj J_ /
V at about 0.6V. With its low gain (h = 1), Q 17 acts like a
"current splitter": I is about half of !„.,-, (forcing Q into
D± I til / L\J
saturation); !„,-,, also about half of X„,,, is charging C . Using
CI / til I JL




During this half-cycle, D is reverse biased Ihen V is coupled
/ C 13
by C„ to the base of Q 19 5 turning it off. V _ rises. D_ goes
from forward to reverse bias, D
?
goes from reverse to forward bias,
and the current for maintaining DQ in breakdown now comes from 0-^
through D .
In the normal operation described above, the output voltage
(V ) has constant pulse width, and a frequency determined by V .
The significant time intervals, indicated in Figure 3-6(c), are:
(CO (6/?v) , ,
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From this, for V :
o





Note that an increase in V,.„ causes an increase in the output
IN
frequency, as required.
Now, instead of normal operation, assume that somehow the
circuit of Figure 3-6 (b) has become latched-up: both Q.._ and Q.. 9
are on. This means that neither V . nor V , „ are high enough to




. Hence no current is available at the base
of Q 9f) : Q9n is cut off. With Q off, there is no path for the
base current of Q, 7 j so Q 7 must also be off. With Q off, there
is no base drive for Q-,^> so Q _ must be off, contrary to the
original assumption (Q and Q „ on). In other words, latch-up
is impossible, as required.
The complete circuit design , combining operational amplifier
and astable multivibrator, is shown in Figure 3-7. Note that the
slaved pnp current sources for the astable multivibrator (Q-i/> Qir>
and Q,,) have their common bases connected to the common bases oflb




























pnp sources provide a convenient voltage point close to
the positive supply voltage
Figure 3-7 shows only those components which will be
part of the final monolichic chip- The astable's cross-coupling
capacitors and the operational amplifier's feedback resistors
and capacitor are omitted; these are external elements. The
numbered nodes around the periphery of the circuit diagram
indicate package pin numbers.
Three final aspects of the complete integrated VFC merit
consideration: bias, external components, and frequency
compensation-
It is pointed out in the preceding section that dissipation
on the chip should be limited to 150 mw; at the +15V and -15V
power-supply levels, this means that maximum power supply drain
must be 5 ma, The resistance values listed in Figure 3-7 bias
Q and Q each at 100 wa, Q 7 and Q„ each at 50j*a, and 0,, and
Q-, each at 500 lia* With an assumed h of 1 = for all lateral
pnp transistors, the total power-supply drain-exclusive of Q 17
—
is 2=9 ma, Q 7 is designed to operate at emitter currents up
to =5 ma, so the total power drain is at most 3.4 ma (i.e., 102 mw
dissipation on the chip) . Variations in pnp h primarily tend
to redistribute, rather than increase, the current drain, so
dissipation is within specifications- Changes in input voltage
will require additional current momentarily to charge or discharge
C
,
but such transients could reach several milliamps before
o
dissipation became prohibitively high*
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The low-current (100 M,a) operating point of the input stage
(Q- and CO provides high input impedance:
The use of the IC (Figure 3-6) with external discrete
components is illustrated in Figure 3-8. Labeled voltages (e.g.,
"V ") in Figure 3-8 correspond to similar quantities in Figure
2-6 and 3-7 The values of C and C given in Figure 3-8 were
selected to provide approximately 0.5 msec pulse width and 1 KHz
maximum frequency at the bias current levels listed above. For
instance:
v , „
_ N _, .
pl , th T
(^ )(^ V) C-O07^)ft-9>)





Selecting external component magnitudes for the integrator
(i.e., selecting R , R , R , and C ) involves two basic consider-
ations: proper scaling for the integrator values, and minimization
of offset and drift errors.
In a recent review of the use of operational integrators,
Stata points out that amplifier offset and drift are the greatest
sources of integrator error, and shows that (for a specified
1/RC integration factor) the smallest possible R and the largest
possible C for external integrator components minimize offset and
drift errors. Stata further points out that for a differential
*
Typical input impedances for IC operational amplifiers are
10K to 500K ohms. 58
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(ASSISTANCE /A/ OUH* j CAfiACiTMUcE /a/ MiC&oeAKaps)
Figure 3-8: Operation of the .integrated V7C,
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input amplifier, offset error is in general reduced by balancing
the impedance to ground as seen by each input; he notes also that
59
1 to 5 LLf is in general a practical upper limit for capacitors.
In scaling the integrator, we require that 10V input voltage
corresponds to 1 KHz output frequency, and that the circuit
respond rapidly to abrupt changes in input voltage. The integrator
output voltage (V ) is given by
«. (Jk _ K ) ±
when the polarities of signals and amplifier gain are considered.







We select 1 uf as a practical value for C ; as previously
noted, 6 ma is the approximate limit for amplifier output current,
due to chip dissipation constraints. Thus the maximum rate of
output voltage change, neglecting amplifier limitations and loading
by the astable, is
(40s) - /J\, . .,-,
, , M 6ma
I f\{_ /mav I
~
I (maximum amplifier output current) = f
The major restriction on the integrator resistors is the
fact that R is the effective load on the astable output, neglecting
any other loading that use of the integrated VFC might require.
For a design value, R = 100 Kfi is selected to minimize loading
of the astable. This requires that R - 280 Kft.
For balanced impedance at the amplifier inputs
The maximum amplifier output rate requirement occurs when
V = 10V, and V = OV (e.g., when a 10V step is applied to the
input) ; here
^ = «^L - .036 v/wsec
Sh R 2 c '
which is well within the maximum rate of output voltage change.
The final design problem is that of frequency compensation
.
The frequency response of a monolithic IC amplifier is, in general,
quite complex: approximate gain expressions for direct-coupled
amplifiers can be vary awkward to utilize
,
and the monolithic
IC parasitic effects further complicate analysis. To avoid
mathematical intractability, amplifier frequency response is
usually measured rather than calculated, and empirical frequency
compensation is then introduced; such procedure is used, for
example, with the Motorola MC-1530 and Fairchild Semiconductor
(bCA-709 operational amplifiers. ' Complete discussion of
monolithic operational amplifier frequency compensation is found
See, for instance, the expression for output voltage, equation
(21), in Motorola's application note for the MC-1530 and MC-1531
operational amplifiers.
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elsewhere. ' Some frequency compensation is usually required
to permit stable operation, and the simplest compensation
scheme, providing limited amplifier bandwidth is acceptable,
is to shunt some signal point to ground with a large capacitor.
It is this compensation method - a single shunt capacitor - which
is employed in the integrator VFC's operational amplifier, as
shown in Figures 3-4 and 3-7; the resultant decrease in amplifier
bandwidth is completely acceptable, since the integrator is a
low-pass filter which we are only using to integrate the DC
component of V . No value is indicated in Figure 3-8 for the
compensation capacitor (C„) ; this value is determined empirically.
as explained above.
Temperature compensation is discussed in the next section;
it is primarily a mask design problem, rather than a circuit
design problem, for the integrated VFC.
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4. CIRCUIT EVALUATION
As pointed out in the Introduction, the final task of the IC
designer is to evaluate his circuit design; such evaluation may-
indicate circuit modifications, after which the modified circuit
is again evaluated. IC evaluation terminates only when the
design is satisfactory.
Evaluation of an IC design must be accomplished in two areas:
First, the electrical performance of the IC design must satisfy
the original specifications, Second, the design must be economically
feasible; i.e., area requirements for the IC must be sufficiently
low to make it competitive in price.
In this section we evaluate the integrated VFC design.
Measurements are made with an equivalent discrete circuit bread-
board to indicate performance of the eventual VFC IC . The thermal
sensitivity of the integrated VFC is discussed. Finally, economic
feasibility is investigated by tabulating area requirements for
the IC, and by constructing a rough circuit layout. Normally the
1
IC designer is not concerned with mask layout, but the rough lay-
out is included here to indicate the form of the final IC.
BREADBOARD PERFORMANCE
At some point in the design of any electronic circuit, a
breadboard model is constructed to provide, hopefully, realization
of the theoretical design parameters. With monolithic IC's, bread-
board evaluation acquires even greater significance than with
discrete circuits, because detailed theoretical analysis of a
2
monolithic IC is generally not feasible; moreover, an IC bread-
board permits measurements which might be difficult or even
82
impossible to perform on the chip, and permits circuit modi-
fications which are typically lengthy and very expensive to
accomplish on the production line. Several IC manufacturers -
notably Fairchild, ' Motorola, ' and Signetics - appear to
favor the discrete component breadboard, while Westinghouse
o
advocates selective wiring of a multi-component master chip.
Regardless of the approach used, the objective of bread-
boarding remains the same: close approximation, prior to mask
design and IC production, of the eventual IC. The easiest bread-
board to construct is one using only discrete components; how-
ever, a completely discrete breadboard avoids most of the
parasitics which will be encountered on the chip (and possibly
introduces parasitics which will not be found on the chip) , and
does not provide testing of bias for the critical component-to-
substrate isolation diodes. At the other extreme, the most
difficult breadboard to construct is one using a form of master
chip; nonetheless, the master chip breadboard probably provides
the closest electrical simulation of actual IC performance.
The breadboarding method used in this investigation is a
compromise between the two extremes above: we use monolithic IC
components for all active devices, together with standard discrete
resistors. This method provides a better evaluation of parasitics
and isolation than is possible with a totally discrete breadboard,
while avoiding the difficulties in circuit modification and testing
presented by the master slice breadboarding approach.
Fairchild Semiconductor provided "kit parts" for use in the
integrated VFC breadboard; these consist of monolithic IC transistor
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pairs mounted in modified (8-lead) TO-5 cans. Figure 4-1 (a)
shows the connection diagrams for the three kit parts - designated
K-l, K-2, and K-3 in this thesis - used in the integrated VFC
breadboard. K-l and K-2 are virtually identical, except for the
lead numbering: each consists of a matched pair of adjacent npn
transistors. K-3 consists of a lateral and a vertical pnp transistor;
since the vertical pnp collector is the substrate, these are shown
common in Figure 4-1 (a). Typical measured output characteristics
for K-l, K-2, and K-3 are provided in Figure 4-l(b). Note the
characteristically lower h for the lateral pnp than for the
vertical pnp transistor.
The major difference between the kit part breadboard and the
monolithic IC which it models, is size: the breadboard is neces-
sarily many times larger than the IC. Components in the actual
IC are very close (at worst, on the order of 50 mils apart), and
share a physically common substrate. This close spacing means
that temperature gradients between components are virtually
negligible. All portions of the IC are at essentially the same
temperature, while significant temperature differences can exist
between breadboard components. Accordingly, breadboard measure-
ments of the temperature dependence of circuit performance are of
9questionable relevance in evaluating the IC design. However, a
monolithic IC is much more sensitive to temperature than a typical
discrete circuit, so rough measurements of breadboard temperature
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Figure '.-If Fairchild Semicpnductor kit - in
the integrated VFC breadboard.
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Size differences between the IC and its breadboard introduce
another modeling inaccuracy, due to conductors. Compared to the
IC metallization, breadboard conductors are very long and thick,
and so the breadboard may have parasitic effects (notably parasitic
inductance ) which are never found on the chip. It is essential
that the breadboard be as small as possible, with short leads.
Another possible breadboard/IC dissimilarily is component
matching. Both kit parts and discrete resistors must be carefully
chosen so that their values are within monolithic parameter magni-
tude and ratio tolerances.
The integrated VFC breadboard is constructed as shown in
Figure 4-2. The breadboard was initially built on etched copper-
clad printed circuit board; the copper-clad board is presently
mounted on a plug-in card to facilitate interconnections. Its
small size makes the breadboard relatively unaffected by connector
parasitics. The kit parts of Figure 4-1 are used for all active
devices; diodes, including the Zener diode (D ) , are formed by
y
suitable external connection of transistor leads. Wiring details
are omitted from Figure 4-2 for clarity; the breadboard is wired
exactly as shown in Figure 3-7.
All cans shown in Figure 4-2 (b) are K-l (npn pairs) or K-3
(pnp pairs) kit parts, as appropriate, except for those cans marked
with an asterisk (e.g., Q-, /0 in Figure 4-2(b)) which are K-2 kiti/o
parts; the numbers on top of the cans in the breadboard photograph,
Figure 4-2 (a), indicate different units in each of the K-l, K-2,
and K-3 kit part types.
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Figure 4-3 shows the final circuit configuration used for the
VFC. The package connection diagram, Figure 4-3 (a), is based on
the rough circuit layout described in the next section, and the
modified (12-lead) TO-5 package required by the specifications.
The external components used to complete the integrated VFC are
shown in Figure 4-3 (b). The values of the external components
were all optimized experimentally; note the agreement of the
experimental values of Figure 4-2 (b) with the estimated values
listed in Figure 3-8.
Several components are shown in Figure 4-2 (b) that are not
included in Figure 3-8: capacitors C
,
, C , and C,; and clamping
diode D, . Capacitors C, and C,. are power supply by-pass (decoupling)
capacitors, which are essential with any high-gain feedback
amplifier.
If a sufficiently high positive signal is applied to the
inverting input of the amplifier, Q will saturate (see Figure 3-7)
and appear as a small incremental resistance to the signal; with
the signal inversion of Q no longer in the signal path, the invert-
ing input then becomes a mon-inverting input, and the high gain
of the amplifier causes the output to saturate (i.e., V goes to
about +15V)
,
possibly with destructive current levels. The
integrator is particularly susceptible to this type of latch-up,
since an output transient is directly coupled to the inverting
input by the feedback capacitor C . Using the input clamping
12
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Figure U-3: Final configur r
the integrated VFC.
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Finally, the non-inverting input bypass capacitor C,
compensates for the parasitic input capacitance at this terminal;
without C, the parasitic capacitance would possibly cause high
<: -11 , 13frequency oscillations.
Breadboard performance is summarized in Figure 4-4 and Table
4-1. Two sets of kit parts were used to determine breadboard
susceptibility to random variations in component parameters.
As shown in Table 4-1, amplifier open loop gain, offset,
and offset drift were among the performance parameters measured.
These measurements are fairly straightforward and amply described
14,15
elsewhere. The results of these measurements roughly describe
the performance of the integrated VFC ' s amplifier portion; however,
since the amplifier is necessarily disconnected from the astable
during these measurements, the actual performance of the amplifier
on the closed-loop VFC may be somewhat different from that indicated
in Table 4-1.
Table 4-1 also lists overall performance data for the VFC
circuit shown in Figure 4-3; the circuit transfer characteristic
is provided in Figure 4-4.
There is a significant artificiality which must be considered
when evaluating both the amplifier performance data and the overall
VFC performance data: the discrete resistors in the VFC IC bread-
board were limited to standard values so that the precise bias levels
of the design could not be set. The data in Figure 4-4 and Table
4-1, especially when the resistor artificiality is noted, show that
the circuit design of Figure 3-7, used in the circuit of Figure 4-3(b),
is an electrically feasible solution to the design specifications
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Figure 4-4: Breadboard transfer characteristics for the integrated VFC.
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Table 4-1




(2) Input offset voltage
(3) Input offset voltage drift
(b) VFC Data
Parameter
(1) Output frequency range





(5) VFC input offset voltage
(6) Output frequency sensitivity
to supply voltage variations

















(a) All measurements at T = 27 C except as noted.
(b) Measured to T = 54°C.
(c) Actual minimum non-zero frequency was 0.5 Hz .
(d) Minimum (per cent of full-scale) from to 1 KHz.
(e) Maximum input voltage for zero output frequency.
(f) Average from + 12v to + 17v.
(g) Maximum magnitude (per cent of full scale) from to 1 KHz
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THERMAL CONSIDERATIONS
In order for the integrated VFC to be relatively insensitive
to temperature variations, the circuit must provide essentially
error-free integration of a pulse train whose average value is
virtually independent of temperature.
Integration is essentially error-free if the integrator off-
set voltage and current are negligible: the combined voltage
and current offset constitute a ramp error at the integrating out-
put- External minimization of integrator offset involves selecting
a large feedback capacitor C and small input resistors R., and R
,
o 1 z
and balancing impedances seen at the inverting and non-inverting
inputs as discussed above. Offset minimization within the
amplifier involves matching the input transistor pair Q and Q_,
the input stage current sources Q, and Q (with their resistors
R.. and R ) , and the second stage emitter followers Q_ and Q_
;
1 z / o
this matching is done by proper mask design. Offset drift, assuming
component matching with temperature tracking, is primarily a CM
effect; the large CM rejection of the VFC amplifier largely
eliminates drift error.
Maintaining a constant average value for the V pulse train
as temperature varies is a more complicated problem than error-





related components—represents no problem: assuming error-free
integration and otherwise temperature-independent operation, any
error in V due to temperature variation effects on the controlled
o
r
current source would only be an error in frequency, since the
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controlled current source affects only the inter-pulse interval;
thus error due to temperature variation effects on the controlled
current source would be eliminated by the proportional-error loop.
For instance, assume that temperature changes made I
r17 too high,
which would cause the output frequency f to be too high. Then
the average value of V
,
V , would similarly be too high, and the
integrator would ramp down to the value of V which produced the
correct f . There are two primary factors which can produce
frequency error due to temperature variation: the operation of
constant current sources Q... and Q 1t-> which vary similarly with
temperature; and the value of V_._ when Q ? is off. The CM
rejection in the amplifier tends to eliminate temperature-caused
changes in signal point potentials, so the collectors of Q.. and
Q 9 stay at an approximately constant voltage as temperature varies.
Since the base bus line for the slaved pnp current sources is
essentially above V . (=V _) by the voltage across D_, the base-
to-ground voltage V . and V have the same positive temperature
coefficient as the voltage across D . The base-to-emitter voltages
V , . and V . ^ also have a positive temperature coefficient, so
the emitter voltages V^_ . and V^., r have a resultant positiveE14 E15
temperature coefficient; for instance, as temperature increases,
V . and V become more positive— i.e., move closer to the
E-L4- hxD
positive supply voltage—which tends to decrease I--,/ and I ^j
and thus decrease I p ,, and I . The resistors associated with
Q and Q 1C , R-, and R .have positive temperature coefficients and14 1j 7 o
so resistor thermal variations have the same sort of effect as
V_. . and V , c on astable operation; for instance, an increase inE14 Eij
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temperature tends to increase R and R_ , and thus tends to lower
/ o
I . and I„1C . The increase in h with temperature offsets
these current decreases somewhat, but typically thermal "variations
of I.,, . and I ._ are inverse in nature: an increase in temperature
C14 cl5 v
tends to decrease both !„., and In , and vice versa. Any decrease
in I--, decreases the output average value V
,
since I„, , directlyC14 o C14
determines the duration of the ramp on the leading edge of V
(see Figure 4-3(c)). Conversely, a decrease in I _ ,. causes an
increase in pulse width, and hence an increase in V
The pulse height depends on the voltage across D_ , D n , and
Q__ when Q. _ is off; since both the voltage across D„ and V_^_^, N20 12 / CE20(sat)
have positive temperature coefficients, while the voltage across
the Zener diode D has a negative temperature coefficient, the
y
resultant pulse height—and hence V —can be made to have a positive,
o
negative, or nearly zero temperature coefficient.
It can be seen from the preceding remarks that temperature
variation produces a variety of opposing changes in parameter
variations; with appropriate selections of component geometries,
these opposing changes can be made to almost cancel, so that the
VFC output frequency is virtually insensitive to temperature.
CIRCUIT LAYOUT
As mentioned above, area requirements for an IC design
constitute an essential criterion of the IC's economic feasibility.
Appendix II lists 60 mils square as the typical maximum area for
reasonable yield with a monolithic IC . Hence a necessary part of
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IC design evaluation is tabulating the area requirements for the
IC. As stated in the Introduction, this tabulation is generally
the final role of the electronics engineer in IC design.
We first list the geometrical constraints on monolithic IC
components, next formulate monolithic layout rules, and then
examine a rough circuit layout for the integrated VFC. Although
a purely numerical determination of area requirements for the
integrated VFC would have been sufficient for this phase of design
evaluation, we use the rough layout because it facilitates
visualization of the completed product. The information on
component geometry and layout rules was compiled from several
sources, which are in surprising agreement, considering the
proprietary nature of the details of such information.
Monolithic IC component geometry is primarily determined by
tolerances, since area minimization is the prime objective of IC
layout. Geometry constraints can be loosely grouped into three
categories: clearances (spacing between IC elements and components),
stripe widths (widths across long, narrow IC elements), and areas
(for IC components) . These constraints are summarized in Table
4-2.
Monolithic IC layout is essentially two-dimensional; as
pointed out in the layout rules listed below, three-dimensional
structures (e.g., crossovers) are generally undesirable since they
degrade circuit performance. Thus monolithic geometry constraints
are cast in terms of the IC surface arrangement: clearances, stripe
widths, and areas. We use "stripe" to refer to both long, narrow
physical regions - such as "emitter stripes" and "metallization
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Table 4-2
TYPICAL MONOLITHIC GEOMETRY LIMITS
(a) Clearances
Location
(lj Metal to base-emitter junction
(2) Metal to metal
(3) Chip edge to junction
(4) Chip edge to bonding pad
(5) Isolation region to isolation stripe






























(a) To edge of isolation region,
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(connector) stripes" - and long, narrow areas on the masks -
such as "isolation stripes"; sometimes the terms "line" and "line
width" are used in the literature in place of "stripe" and "stripe
23
width" respectively.
The minima listed in Table 4-2 are typical for monolithic IC's
with moderate yield. There is a trade-off between tolerance and
geometry minima: the minima of Table 4-2 provide a certain yield
for a specific set of circuit tolerances, and the same yield could
be maintained with smaller minima if the tolerances were relaxed
somewhat
.
The size of transistors is set by current ratings. The 4x5
mil transistor area listed in Table 4-2 is the minimum area possible,
and is suitable for collector currents up to about 6 ma; for currents
2
in excess of 6 ma, 3 mil is required for each milliamp of collector
current.
Table 4-2 emphasizes the importance of minimizing the number
of isolation regions in a given circuit. Since the isolation dif-
fusion must cross a one mil wide epitaxial layer, and since diffusions
move about the same distance in all directions (see Appendix II)
,
the isolation diffusion extends approximately one mil to either
side of the isolation stripe. Thus adjacent components in separate
isolation regions have a wide separation (2.5 mils) which is
eliminated when these components are combined into a common isolation
region.
Base diffusion resistors can be combined in a single isolation
region without affecting their isolation; combining npn and vertical
pnp transistors (and diodes) is possible only when their collector
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regions are at a common potential, while lateral pnp transistors
can be combined only if their bases are common. For instance, the
Q 7 /Q„ common collector pair in the integrated VFC circuit (Figure
3-7) can occupy a common isolation region. Figure 4-5 illustrates
the area reduction achieved when Q_ and Q are combined into a
/ o
single isolation region: with Q and Q minimum geometry transistors
/ o
(4 by 5 mils) as shown in Figure 4-5, the common isolation region
2




97.50 mils required for separate isolation regions; this is an
area reduction of almost 17 per cent. Note that the area reduction
is shown for the original transistor geometries merely moved to-
gether; further geometry modification, such as eliminating a col-
lector stripe, would provide additional area reduction. Overall
dimensions and areas are measured to the center of isolation stripes.
Further geometry variations are possible. For example, consider
diodes D, and D_ in the integrated VFC design, which are connected
as shown in Figure 4-6 (a). These diodes could be realized with a
pair of transistors connected as high speed diodes (Figure 4-6(b)).
However, minimum area is used when D, and D r are formed by a double-
4 5
emitter transistor (Figure 4-6(c)); the area requirement for the
single transistor realization is shown in Figure 4-6(d).
Bonding pad area is determined by the size of the wire used
to connect bonding pads to the package pins and by the method of
bonding used. The 3 by 3 mils pad area listed in Table 4-2 is
the minimum where 1 mil wire is used; to facilitate the manual
24


















(b). Q„ and Qb in a common isolation region.
Figure h-bi An example of chip area reduction
through t.he use of a common isolation region*
(Not to scale; buried layer and metallization omitted),
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! !
(a), "ilia circuit requirement (from Figure 3-7 )•
tfp fy
^b). A two transistor realization (used in the breadboard circuit).




(d;# layout for the single transistor realization*
(Mot to scale; buried layer and metallization omitted).
figure U-6: Development of -a adaiJ— geometry device.
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Monolithic IC layout rules follow directly from the various
constraints of the monolithic technology. The following sequence
is typical:
(1) Determine any pin connections specifically required of
the IC.
(2) Develop the rough IC layout by drawing a circuit schematic
with leads in the same order as required by specified
pin connections, if any; if at all possible, decide on
pin connections only after the schematic has been revised
to account for crossovers and isolation regions.
(3) Determine crossover requirements from the schematic, and
eliminate crossovers wherever possible; use resistor
crossovers in preference to metal-oxide-semiconductor
(MOS) crossovers, since the latter have worse parasitics.
(4) Determine isolation regions and minimize the number of
isolation regions by grouping components in common
isolation regions where feasible; however, do not use
very large isolation regions, to avoid leakage and
parasitic capacitance problems.
(5) Assign any remaining pin connections.
(6) Design IC component geometry to satisfy circuit perform-
ance requirements in minimum area.
(7) Arrange components to provide uniform power dissipation
over the chip surface.
(8) Where component matching is required, use identical
geometries and proximate locations at chip isotherms for
the matched components.
(9) Subject to component spacing constraints, minimize the
area of the entire IC layout, to achieve low parasitic
capacitance and high yield.
(10) Connect the substrate to the most negative voltage
appearing on the chip, and connect the n-type (epi)
region around base-diffusion resistors to the positive
supply voltage, to reduce distributed capacitance and
leakage.
(11) Position bonding pads at the IC periphery, so that the
bonding tool does not have to pass over the chip; do
not place pads over buried components, nor such that
wires from the pads to the package pins would cross.
(12) Minimize the length and number of metallization connector
runs across isolation regions.
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The VFC IC layout , Figure 4-7, complies with the preceding
layout rules and geometry constraints. A.S discussed above, the
purposes of this layout are to show the economic feasibility
of the IC design and to indicate the approximate configuration
of the eventual IC. For clarity, details such as interconnection
locations and diffusion edges have been omitted; instead, Figure
4-7 shows isolation region edges as what would actually be center
lines for the isolation stripes. Transistor and diode orientations
are indicated roughly; for example, compare device details for Q
and Q (Figure 4-4) and for D. and D r (Figure 4-6) with the device
o 4 o






since these represent extremes In geometry: R. n is by far thej-U
largest resistor in the circuit, while R...
1
and R, . are so small
that they must be wider than the ,5 mil width used for other
resistors in the IC.
The rough layout in Figure 4-7 comprises a 48 by 52 mil chip,
divided as follows:
2




Pads (excluding overlap) 663 mil
2
Waste Area 3/3 mil
2
Total area 2,496 mil
Thus, in spite of the required "waste" area outside the pads, there
is less than 15 per cent waste; moreover, active devices (transistors





« I 1 -J
Figure 4-7: Rough circuit layout for the integrated VFC.
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Since about 65 by 65 mils is the current upper limit for chip
size, we may conclude that the 48 by 52 mil integrated VFC layout
is economically feasible.
5. SUMMARY AND CONCLUSIONS
In preceding sections the various phases of monolithic IC
design are examined in some detail, on two planes simultaneously:
first, the general aspects of the monolithic IC design process
are considered and, wherever possible, these general aspects are
formalized into design rules and typical parameters; second, the
design of a specific monolithic IC—the integrated VFC— is evolved,
using the general design methodology. It is appropriate then that
we consider the results of this thesis separately for the general
and the specific problem.
The general problem - describing the total monolithic IC
design process - has been covered extensively in the literature,
as evidenced by the quantity of references accompanying this paper.
However, monolithic IC design literature tends to be limited in
each instance to a portion of the design process: fabrication
details are found in some references, design techniques in others,
and still other references indicate trends while presupposing
reader knowledge of both fabrication and design. And in many
instances, monolithic IC literature is cast in its own terminology.
In this paper we have instead a unified treatment of the complete
monolithic IC design process, together with definitions for the
prevalent IC terminology, and a description of trends in, and
fabrication of, the monolithic IC. Based on our unified treatment,
we can draw three essential conclusions:
First, knowledge of monolithic IC fabrication is essential in
understanding and working within monolithic IC design constraints.
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Second, once fabrication and design constraints are understood,
monolithic IC desxgn becomes a fairly simple process: under the
stringent component limitations and equally stringent design
constraints, ingenuity is virtually the only degree of rreedom avail-
able to the monolithic IC designer.
Third, monolithic IC design in an organization which is not a
monolithic IC manufacturer requires a ciose working relationship
between the organization and an IC manufacturer, since IC fabrication
presently involves standard production lines which differ in dif-
ferent IC manufacturers, and since che IC designer requires information
on many production details, such as device performance and tolerances,
which are often proprietary.
The specific problem—design of an integrated VFC for industrial
control applications—serves to illustrate monolithic IC design;
moreover, the final VFC design is a practical possibility for mono-
lithic production, A survey of VFC methodology and theory (Section
2) indicates that the functional arrangement chosen for the VFC
(Figure 2-6) is a near-optimum selection. The circuit design (Figure
3-7) is in accordance with the various design constraints (Section 3).
And, most important, evaluation of its electrical performance and
economic feasibility showed that the integrated VFC performed satis-
factorily and could be readily realized in integrated form. Four
aspects of the integrated VFC design merit amplification:
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First, the electrical performance of the circuit bread-
board, summarized in Table 4-1 and Figure 4-4, might appear
marginal in terms of the VFC design specifications. However,
with suitable optimization—especially with proper mask design,
as discussed in relation to thermal considerations (Section 4)
—
performance should meet the specifications.
Second, the chip size (48 by 52 mils) is entirely satisfactory;
for comparison, the Fairchild A709 monolithic operational amplifier
is built on a 55 by 55 mil chip, and sells for $6.60 (0 to 55°C
2
rated temperature range, TO-5 package, 100-999 quantities).
Third, a significant market exists: the integrated VFC would
provide equivalent performance with reduced size and price and
increased reliability, when compared to present VFC ' s in the area
of industrial control; additionally, the integrated VFC compares
favorably with discrete laboratory VFC's, and probably would satisfy
requirements in many of the numerous other VFC applications (Section
2). In other words, an IC—the integrated VFC—which is designed
for a single purpose in a single market, constitutes an excellent
possibility for high-volume monolithic production. '
Fourth, the integrated VFC design points out the necessity
of design ingenuity in developing monolithic IC's: a unique
circuit design—for voltage-control of the astable multivibrator
—
is essential in achieving the desired integrated VFC performance.
^Performance data is based on the circuit of Figure 3-7,
except that the base and collector leads of Q20 were interchanged;
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In considering a device as new as the IC, terminology is often
confusing, and definitions are sometimes arbitrary. The definitions




ance. Terms which are sometimes considered synonyms, but which
are not used in this paper, are given in parenthesis following defined
entries
.
Analog IG. See linear IC.
Buried Layer . The n+ region, which is formed by diffusion into
the p-type substrate, prior to growing the n-type epitaxial layer,
during the standard six-mask monolithic IC fabrication. Reasons
for its presence are given in Appendix II.
Chip . A small piece of semiconductor material, containing a single
device. If the device is a monolithic IC, then "chip" is synonymous
with "die".
Compatible . Any element, other than the standard resistors, diodes,
and npn transistors, which can be formed during the six-mask monolithic
IC fabrication without requiring any additional (and thus costly)
steps. For example, we speak of the compatible lateral pnp transistor,
and the compatible MOS capacitor.
Compatible monolithic IC. See hybrid IC.
125
Dice . In monolithic IC fabrication, the square or rectangular
pieces of the wafer. Each die contains a single IC. Dice range
from 20 mils square to about 80 mils by 200 mils. Typically,
the wafer is first scribed, then broken into dice between rubber
rollers
.
Diffusion . In monolithic IC fabrication, the substition of
donor (n-type, valence 5) or acceptor (p-type, valence 3) impurity
atoms for silicon atoms within the crystal lattice. This is
accomplished by exposure of the wafer to the desired impurity
atoms at elevated temperatures (on the order of 1100 C) , and is
controlled by regulating time, temperature, and the amount of
impurity atoms present.
Digital IC . An IC which is designed to handle only discrete signals,
such as binary pulse trains. A digital IC may be composed of linear
as well as non- linear elements. IC's are either digital or linear.
Epitaxial growth . In IC fabrication, the forming of an intrinsic
or extrinsic semiconductor layer on the surface of the wafer, so
that the layer consists of an exact extension of the monocrystalline
wafer structure. Both the epitaxial layer and the wafer are generally,
but not necessarily, extrinsic Silicon. Epitaxial growth is accomplished
in a suitable environment at elevated temperatures.
Film IC . The general class of IC's which includes both thin film
and thick film IC's.
Fully- integrated electronics . See monolithic IC.
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Functional block . See monolithic IC.
Functional electronic block . See monolithic IC.
Hybrid IC
„
A combination of monolithic and film techniques. There
are two common hybrid IC types today: the device (monobrid IC,
multichip IC) formed by the addition of Si chips, containing monolithic
IC's or single active devices, to a film IC; and the device (compatible
monolithic IC) where thin film passive components are deposited onto
a monolithic IC.
Integrated circuit
. (Microcircuit, microstructure) . Abbreviated
"IC". A device consisting of two or more inseparable elements,
mounted on or within a common substrate, and connected together to
form a single electrical network,,
Integrated electronics . See microelectronics.
Isolation ,, The electrical separation of components. In IC's,
reverse-biased pn junction, resistive, dielectric, and physical
isolation are used; the first is the most common, and dominates
monolithic IC production^ However, Radiation, Inc. claims to have
made dielectric isolation competitive with diode isolation, and
Bell Telephone Laboratories reports much progress in perfecting its
17-19
technique of "beam- lead" isolation, a form of physical isolation.
Kit parts , The trade name given by Fairchild Semiconductor to
monolithic IC elements (e.g,, IC transistor pairs in TO-5 cans)
utilized in breadboarding IC's.
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Large scale integration . Abbreviated "LSI". No standard definition,
but generally considered to indicate complexity of over 100 components
20
on the order of gates per chip. "MSI" has been coined to indicate
component densities somewhere between the rather arbitrary "standard"
IC's and the equally arbitrary LSI.
Lateral pnp transistor . In monolithic IC fabrication, the compatible
pnp transistor typically formed by concentric p-type diffused regions
21
separated by the n-type epitaxial layer. Performance of the lateral
pnp transistor is limted by its comparitively wide base, which in
21 22
turn is limited by mask resolution to about 0.5 mils minimum width. '
Linear IC . (Analog IC). An IC designed to handle either continuous
signals, or a combination of continuous and discrete signals. A
comparator is an example of the latter, as is the VCO discussed in
this paper. Linear IC's may contain both linear and nonlinear elements
All IC's are either linear or digital.
Medium scale integration . Abbreviated "MSI". See large scale
integration.
Metallization . In monolithic IC fabrication, the depositing by
vacuum evaporation of a metal film on the oxide-coated wafer, to
provide contacts, interconnections, and MOS capacitor plates.
23






. (Integrated electronics). The entire class of
circuits which have component densities higher than can be achieved
with convenient methods and discrete components. Microelectronics
is subdivided into monolithic IC's, film IC ' s , hybrid IC ' s , and
molecular electronics. The IEEE prefers "Integrated Electronics"
to "Microelectronics", feeling that the latter places undue emphasis




. The general area of minimizing power levels
required in electronic devices. Although this was fairly important
prior to IC's, the greatly increased component densities attained
in IC's have made micropower an essential criterion in circuit
design.
Microstructure . See IC.
Molecular IC . See IC.
Molecular electronics . (Morphological electronics) . A class of
microelectronics, still largely in the research stage, which
consists of devices wherein it is impossible to isolate and identify
functional elements. As an example, some writers have classified
26
the piezoelectric crystal as a molecular IC
.
Monobrid IC . See hybrid IC.
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Monolithic IC . (Fully- integrated electronics, functional block,
functional electronic block, molecular IC, semiconductor IC,
solid-state IC). A device wherein active and passive elements and
the substrate are formed from the same piece of semiconductor
material, usually monocrystalline silicon. Silicon is usually
used because of its wide temperature, range, and to exploit the
natural passivating property of SiCL , which is easily formed and
27-29
which is compatible with existing photographic processes.
Morphological electronics . See molecular electronics.
Multichip IC . See hybrid IC.
Planar process . A technique of surface passivation, i.e., isolation
of the surface of a semiconductor device from its environment by
30
the fabrication of a suitable insulating layer on that surface.
In monolithic IC fabrication, surface passivation is achieved by
a silicon dioxide layer as described in Appendix II. Planar is a
31
patented Fairchild process.
Semiconductor IC . See monolithic IC.
Six-mask fabrication process. The standard planar-epitaxial process
of fabricating monolithic IC's with buried n+ regions. The six-mask
process currently dominates monolithic fabrication, due to its decided
32-33
cost advantage; it is described in some detail in Appendix II.
Solid-state IC. See monolithic IC.
The term "six mask process" was apparently coined by Widlar, Ref. 32
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Substrate c Literally, foundation In monolithic IC fabrication,
the original silicon wafer, usually p-type, on and in which the
IC is formed
„
Thick film IC . A device similar to thin film IC's. "Thick" is
supposed to indicate visible thickness, which must be on the order
of 10-100 microns; however, "thick" is generally used to indicate
films formed by other than vacuum evaporation. Thick films have
34-35
been in use for many years, and are usually made by silk-screening.
Thin- film IC . A device whose passive elements and interconnections
are formed from thin ( typically less than 1 micron) films of
various materials, which have been deposited on a passive substrate
by methods such as vacuum evaporation. Thin film active elements
it
are presently impractical for mass production IC's; true thin film
IC's are only passive, Thin- film technology is sometimes referred
to as "vacuum technology", which is a slightly more restrictive
37
term.
Vertical pnp transistor . In monolithic IC fabrication, the compatible
pnp transistor formed so that its emitter, base and collector are
essentially oriented vertically with respect to each other. This
orientation requires that the substrate be used for the collector.
Typically, the npn base and collector diffusions form the vertical
pnp emitter and base respectively. Current gain is normally higher
38
than for the lateral pnp transistor.
Wafer . In monolithic IC fabrication, the thin, roughly circular
slices of the original single Si crystal. Thickness is typically
131
6 mils. Diameter depends directly, of course, on the diameter
39
of the crystal; diameters are on the order of an inch or two.
Yield . In monolithic IC production, the percentage of usable IC's





1 . An Overview
Electronics traditionally has been a series of compromises
between the diverging requirements of reliability, performance,
cost, and size. However, one new device, the integrated circuit,
has created the unique situation of simultaneous increase in
reliability and performance, and decreases in size and cost.
The development in 1958, by Jack S. Kilby of Texas
Instruments, Inc OJ of a rudimentary monolithic IC, is generally
2
considered to mark the inception of true integration. It should
be noted, however, that this work was under contract from the
Uo S. Air Force's Aeronautical Systems Division at Wright-Patterson
Air Force Base, Dayton, Ohio; the ASD has formulated the monolithic
3
IC concept as early as 1953 . In fact, the Department of Defense
provided much of the momentum for integrated circuit development;
and, in addition, was the largest market for IC ' s in their early
4 5
years. ' It was not until 1965 that the commercial unit sales
volume became equal to that of the military.
Digital IC's have accounted for most IC sales to date.
Digital function requirements are few and standard; these were
readily duplicated by monolithic IC's. Once early problems with
parasitic collector- substrate capacitance and large collector bulk
resistance were resolved, digital IC's offered comparable performance
o
to equivalent discrete circuits, at lower costo Acceptance of IC's
for digital requirements has increased so rnuch^ that today virtually
9
every new computer being built uses digital IC s.
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Linear IC's have not progressed as well as digital ones.
There are almost limitless varieties of different linear
applications which might be realized as linear IC's; however,
most of these are so specialized as to have low potential sales >
and thus are not good IC prospects. Instead, IC manufacturers
have produced mainly general- purpose linear IC's, and advocated
using these with suitable external components to realize desired
10
responses. This suggestion has met with less than extreme
enthusiasum from the rest of the electronics industry. Moreover,
current limitations in the dominant monolithic technology have
restricted realization of many circuit requirements, such as
11broad bandwidths or sharp tuning, in the linear domain.
The monolithic IC today is at a threshold between generations.
The digital monolithic IC appears to be on the verge of an irreversible
step into LSI. Where the linear monolithic IC is heading is not so
clear. Possibly, improvements in technology will permit realization
of the circuit functions that are so elusive today. And, in any case,
hopefully, application of suitable design methods to realistic objectives
will result in linear IC's that will find wider acceptance in tomorrow's
market place.
Monolithic IC's are evolutionary, rather than revolutionary,
devices; their technology is merely an extension of the previous
transistor techniques. Because of this evolutionary nature, the
misconception might arise that monolithic IC's are easy to design,
or at least to evaluate. Unlike other electronic components, however,
even proper evaluation of monolithic IC's requires some knowledge of
their fabrication. At least one IC expert recommends that potential
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users compare monolithic IC manufacturers by microscopic examination
12
of their products; this certainly requires greater intimacy with
component technology than was ever required of transistor users.
This brings us back to the mutual education problem, discussed in
the Introduction: the fabrication information in the next section
is certainly an essential part of the education of the potential
monolithic IC user.
2. Fabrication : The Six-Mask Method
This section contains a description of one method of making
monolithic IC ' s , As pointed out in the introduction, the monolithic
Si IC represents the dominant technology today. The prevalent
methods of monolithic Si IC production usually involve five or six
masks; the sixth mask is required when a buried n+ region is needed.
We first consider some aspects of the photomasking-etching and
diffusion procedures, since these are repeated several times during
fabrication. Then the six major process steps are covered; included
here are the reasons for having the buried n+ region. Fabrication
parameters are mainly controlled by the type of npn transistor
desired in the IC ; it is appropriate then that we use a single npn
transistor to illustrate photomasking-etching, diffusion, and the
fabrication methodology.
Our integrated VFC requires other components in addition to npn
transistors; the methods of deriving these components from the basic
*
Information here is mainly a condensation and correlation of
several sources-^- 18 Several examples in this section involve specific
numbers, which represent "typical" values as reflected in these sources
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npn processes are discussed next., We also discuss the reasons
for capacitors being difficult to fabricate, and inductors
impossible.
Next, we briefly examine the standard monolithic i Isolation
method: the back-biased pn diode.
Finally we consider cost aspects of monolithic IC fabrication;
these in turn dictate a rough set of monolithic IC design guidelines.
1 Photomasking and Etching
The microscopic dimensions of the monolithic IC are the source
of many of its advantages and its problems. The key to achieving
these microscopic dimensions predictably, while simultaneously
fabricating many IC's, is selective etching to remove unwanted
material. This etching is controlled by photolithography. First,
the wafer surface is covered with a thin (6|JL) photo-resist emulsion.
Then the emulsion is exposed to high intensity ultraviolet light
through a photo mask.' The mask, created from precise artwork by
equally precise microphotography , is the tooling of the IC industry;
by determining what areas of the photo-resist are illuminated by
the ultraviolet light, the mask ultimately determines where etching
and subsequent diffusion or connections will occur.
,
The photo-resist is polymerized in the exposed areas. Developing
removes the photo-resist in the unexposed areas. Then the wafer is
subjected to a hydrofluoric acid etch. The polymerized photo-resist
is acid resistant, so the etch only removes material from the wafer
surface where no photo-resist remains; i.e., areas of the surface
which were covered by opaque regions of the mask and hence were not
exposed to ultra-violet light.
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Photomasking and etching is used to form "windows" in the
protective layer of silicon dioxide which covers the wafer surface;
these windows permit diffusion in selected regions, and also provide
access to the semiconductor portion of the wafer. In addition,
this technique is used to remove excess metallization in forming
the contacts and interconnections.
In the six-mask method, the following masks are required:
1. Pre-epi diffusion (buried n+ layer).
2 U Isolation diffusion.
3. Base diffusion.
4. Emitter diffusion.
5. Contact holes .
6. Metallization.
Examples of the masks are shown in Figure II- 1 for an illustrative
transistor. This is obviously only a tutorial transistor, since
the leads are not connected to anything, and are too small for bonding
to the 1 mil wires typically used for connections off the chip. Note
that the opaque regions on the masks, as explained above, correspond
to regions on the chip where undesired material is to be removed.
It is important to keep in mind that the masks are the only
control over location of IC elements, and are the primary control
over the elements" lateral dimensions. These lateral dimensions
are on the order of mils; line widths of „2 mils (5?£.) and tolerances
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Like the photomasking/etching process, diffusion is a repeated
step in the batch fabrication of monolithic IC's. The preceding
section mentioned the four diffusions which are used in the six-
mask method. Diffusion forms most p-n junctions in the IC.
Figure II-2 illustrates the general case of diffusion: n-type
20 3impurities are present in a uniform concentration of 10 atoms /cm
.
These diffuse into the still-solid p-type wafer, which had an initial
15 3impurity concentration of 10 atoms/cm . It is intuitively obvious
that diffusion depends on four factors:
(a) Type of impurity
(b) Amount of impurity
(c) Temperature (including room temperature)
(d) Time
The type of impurity determines the maximum concentration possible
in solid silicon (called solid 'solubility) ,and how rapidly the impurity
diffuses into the crystal (indicated by a parameter called the diffusion
coefficient). It should be noted here that arsenic has a higher
diffusion coefficient, and thus diffuses much more slowly, than
phosphorus; both are, of course, n-type.
The amount of impurity present at the wafer surface is a boundary
condition for the error- function diffused impurity curve; for example,
referring again to Figure II-2, an increase in the diffusant concentration
increases the diffused impurity level at a given depth, time and temper-
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Figure II-2: Diffusion impurity concentrations.
ETCHED WINDOW
IN SiO.
Figure n-3: Cross section of a diffused layer,
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Temperature has a very strong effect on diffusion. Typically,
the diffusion step in IC fabrication is made at 1200 C, Diffusion
also occurs at room temperature, but is negligible . Not negligible,
however is the further diffusion of previously added impurities
when a wafer is reheated for subsequent diffusion; this must be
considered in planning diffusion schedules.
Time is relatively easy to control; its effect is shown in
Figure II-2.
Diffusion occurs about equally in all directions. The result
is that in monolithic IC fabrication, impurities diffuse laterally
as well as vertically, as shown in Figure II-3. This places junctions
under the silicon dioxide layer, which provides the planar passivation.
The diffusions in a monolithic IC are typically shallow (on
the order of microns) compared to mask dimensions (mils). This is
because diffusion parameters can be more tightly controlled than the
photo-masking and etching. Hence the lateral movement of impurities
is much smaller than the size of the etched "window" in the silicon
dioxide, controlled by the mask. This is why we stated previously
that masks primarily control lateral dimensions of IC elements, and
their location. Similarly, diffusion dictates the elements 1 vertical
dimensions. Vertical tolerances are on the order of + 107o.
As is demonstrated in the next section, the diffusion depicted
in Figures II-2 and II-3 is that of the buried layer of our illustrative
transistor.
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It is of course desirable that a given impurity diffuse
rapidly in Si, so that fabrication takes a reasonable length of
time; it is also necessary that the impurity show negligible
diffusion into Si0~, so that the SiO diffusion masking is
possible. Boron and phosphorus meet both requirements; they
are the most common impurities used. Because arsenic is masked
by SiO_ , but diffuses slowly in Si, it is usually only used for
an early diffusion that will not be affected much by later, shorter
diffusions
.
The Major Process Steps
Figure II-4 illustrates the following steps as applied to the
fabrication of our illustrative transistor. The process begins with
a 6 mil (about 150U-) monocrystalline Silicon wafer, which has been
doped p-type to a resistivity of lOfl-cm (about 10 phosphorus
atoms/cm ). The six steps are:
(a) Buried layer diffusion (Figure XI-4(a)). The. surface
of the wafer is oxidized at about 1000 C; a layer of SiO forms
which is about . 7u. thick., The oxide is then selectively etched
away using the buried layer mask (Figure 1(a)), at locations where
the buried layer is desired. An n-type diffusion, with surface
20 3
concentration of 10 arsenic atoms/cm
,
forms the n+ islands.
Arsenic is used here as the diffusant so that the buried layers
stay fairly fixed during later steps. The remaining SiO~ is then
removed by etching to prepare for the next step.
Monolithic IC transistors must have their collector contacts
on top of the wafer. This means a long path for collector current
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Figure i_-._ Vansistor example ^f nonolithic IC fabrication.
(wot to scale).
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bulk resistance, This large resistance is undesirable in switching
applications where it causes a high Vn„ (sat); it is also undesirable,
to a lesser extent, for its lowering of the transistors' frequency
response. The high resistivity of the collector is necessary to
ensure low C-B junction capacitance and high C-B junction break-
down voltage. However, the large bulk resistance can be reduced
much as an order of magnitude by providing the buried n+ layer
under the collector, which effectively parallels the collector
bulk resistance with another, much smaller, resistor. With the
buried layer, we still have a high resistivity collector in the
vicinity of the junction, so the low junction capacitance and high
junction breakdown voltage are retained.
(b) Epitaxial growth (Figure II-4(b)). A 1 mil (about
25U.) epitaxial layer is grown; this is n-type at .5il— cm resistivity
17 3
(2 x 10 boron atoms/cm ) . The epi layer resistivity is determined
mainly by transistor requirements* this layer forms transistor col-
lectors. The surface of the epi layer is then oxidized so that the
entire wafer is again covered with Si0 9 .
Prior to the use of epitaxially grown layers, there were two
common methods of IC fabrication:
1. Diffused collectors, which meant base and emitter
diffusions were made into a region of already graded profile, making
junction locations very difficult to control; or
2. All diffused isolation, where the p-type isolation
was diffused completely through the 5-6 mil n-type substrate, which
meant a very long isolation diffusion time (diffusion times vary as
the square of the diffusion depth)
.
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Using the epi layer for collectors eliminated the problems
associated with both of these previous methods,,
Tolerances for modern epi fabrication are about the same
as for diffusions: lower range resistivities can be controlled
within + 10%; thicknesses of 5-25 fJL within + 10-20%,
(c) Isolation diffusion (Figure II-4(c)). The SiO
is selectively etched via the isolation mask (Figure II-l(b)),
20 3
and a deep p+ diffusion (5 x 10 boron atoms/cm ) is made. This
diffusion progresses across the epi layer to the substrate, so
that wafer regions still covered by the SiO are now isolated n-
type islands, some with buried n+ layers. The isolation mask has
thin opaque regions to reduce the lateral dimensions of the isolation
diffusion. A layer of SiO_ is again formed over the entire wafer
surface.
(d) Base diffusion (Figure II-4(d)). The base diffusion
mask (Figure II- 1(c)) is used to control the selective etching.
Then a shallow (3 JJL) p-type diffusion is made for transistor bases.
This diffusion again uses boron donors, and has a 2 00-ft. /square sheet
19 3
resistance (about 10 ' boron atoms/cm ) . The wafer surface is again
oxidized
(e) Emitter diffusion (Figure II-4(e)). The SiO is again
selectively etched, using the emitter diffusion mask (Figure II-l(d)).
Then a shallow (2.2JJ.) n+ -type diffusion is made, using phosphorus
21
acceptors with a sheet resistance of 2 „ 1^1 /square (about 10
3
phosphorus atoms/cm ). This creates a base width of „8j/-.,
The same diffusion is used to form the top contacts for collectors.
Aluminum is a p-type impurity in silicon, and the aluminum metallization
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18 3(step (g) below) introduces about 10 aluminum atoms/cm in
the vicinity of aluminum-to-silicon contacts; this would create
a rectifying contact (a pn junction), rather than the desired
ohmic contact, if the aluminum were attached directly to the
epi layer for collector contacts. However, the small n+
co Hector contacts formed by the emitter diffusion ensure ohmic
contacts to the metallization, without appreciably affecting
transistor performance.
The wafer is then again completely covered with SiO~
.
(f) Metallization (Figure II-4(f)). Before depositing
the metallization, it is necessary to remove the SiO_ insulating
layer from the silicon wherever contacts to the IC elements are
desired. This is done through selective etching using the contact
holes mask (Figure II- 1(e)).
Then the metallization overlay is formed by depositing
evaporated aluminum over the entire wafer surface „ This layer is
the same thickness (0.7|uL) as the SiO .
Finally the undesired aluminum is etched away, using the
metallization mask (Figure II-l(f)).
The metallic film used must be a good conductor, make ohmic
contacts with the IC elements, be reasonably easy to handle, adhere
well to the SiO , and permit lead attachment. Aluminum is by far
the most common metallization today, because it alone meets all of
these requirements (with the use of n+ connector diffusions in high
resistivity n-type regions, as mentioned earlier).
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As with diffusion and epitaxy, metallization layers have
tolerances on the order of 10%.
While Figure II-4 is not to scale, it does emphasize two
significant fabrication facets:
1, Lateral dimensions are an order of magnitude greater
than vertical ones; and
2. Diffusion moves as much laterally as vertically.
Completing the IC
In our integrated VFC, five types of components are needed.
The first of these, the npn transistor, was described in the
previous sections. In addition to the npn transistor, the VFC
requires resistors, diodes, and pnp transistors. Conductor
crossovers are also necessary* For economic reasons, these last
four elements must be made using the standard npn transistor
process steps (i.e., they must be compatible elements) if possible;
any additional process steps would be very expensive. The methods
for forming these four elements during standard processes are out-
lined below. Compatible capacitor values are too small to be useful
in our VFC, so the fabrication of compatible capacitors is not
discussed. Instead, we next consider the general problem of forming
capacitors and inductors that are physically small,, Then some
aspects of diode isolation are mentioned. Finally, the remaining
steps required to complete the IC are listed.
Resistors are usually made using the bulk resistance of regions
formed by base (typically 200il/D ) or emitter (about 2H/Q) diffusions
Resistor values are controlled by resistor geometries. Figure II-5
shows a simple 2 KA. geometry for a diffused resistor formed from the
147
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Figure II-5: A diffused 2K ohm rtsi^tor.
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200H/D base diffusion; elementary calculations lead to its having
a length/width ratio of 10/1. The geometry in Figure II-5 is
actually an oversimplification, since the effects of the contact
areas have been ignored; such effects are usually accounted for
by empirical correction factors. The various processing tolerances
lead to typical resistor value tolerances of 10-20%. However, for
similar resistors which are close together, resistance ratios can
be controlled within 2>°L or better. This is because processing
errors tend to affect all resistors at the same time; for example,
too long a base diffusion time means that all base diffusion
resistors are formed from regions which are too deep.
Diodes are often realized by some configuration of the npn
transistor; this scheme is usually more economical than forming
special diode geometries. Of the five possible diode connections
of the npn transistor, the base-emitter junction diode with the base-
collector diode shorted has the lowest storage time and in general
the least parasitic effects. This diode, shown in Figure II-6(a),
is used throughout most of the integrated VFC. A roughly predictable
breakdown voltage, on the order of 6.5 v, makes this diode useful
for Zener diode applications, providing that the exact value of
breakdown voltage is not a critical parameter. The catching diodes
in the integrated VFC needed breakdown voltages in excess of 12 v
however, so the diode in Figure II-6(a) could not be used. Instead,
these two diodes used the base-collector junction, with the emitter-
base junction shorted; this configuration, Figure II-6(b), has a
reverse breakdown voltage well in excess of 30 v. Both diodes are
formed by appropriate metallization over standard npn transistors.
•k
For a much more complete discussion of the diode-connected
transistor, see the 1963 report on this subject by H. C. Lin. 19
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(a). i-\ (b).
Figure II-6: Two diode-connected transistors.
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Figure II-?: Compatible pnp transistors.
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Compatible pnp transistors are often essential: pnp
transistors are very useful in direct-coupled circuits,
particularly in DC voltage level shifting; and the importance
of compatibility should be clear. Figure II-7 illustrates the
two compatible pnp structures available: vertical and lateral
pnp transistors. Both suffer from wide bases; as might be
expected, the vertical pnp transistor has typically a narrower
base, and hence a higher (but still low) h__, , than the lateral
ril
pnp transistor. The major disadvantage of the vertical pnp
transistor is that its collector (the substrate) remains at a
constant voltage, as explained below. Hence the vertical pnp
transistor is limited to emitter- follower (common collector)
applications. In both types of compatible pnp transistors, the
low h„„ problem may be circumvented by driving the pnp transistor
with an npn transistor.
Crossovers (points where one conductor must cross over
another) are necessary in virtually all monolithic IC's. There
are three common methods of forming crossovers:
1. Metallization conductor over a diffused resistor;
2. Metallization conductor over an extended transistor, which
increases the transistor's collector bulk resistance; and
3. Metallization conductor over a diffused (n+) conductor.
These methods are listed above in order of preference, and are shown
in Figure II-8 for a hypothetical circuit. All three methods introduce
The lateral pnp transistor, and a compound- connected npn-pnp
transistor pair which approximates a high h—., pnp transistor using







(a). Metal over diffused resistor*
P SUgSTRATt
(b). Metal over collector.
CONDUCTOR A.
A'
icj. Metal over diffuse! conductor*
Figure Il-ti. Three approaches to a crossover.
(Not to scale; buried layer onitted).
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parasitics and increase the IC complexity and area; crossovers
are to be avoided wherever possible.
Capacitors and inductors are not amenable to integration,
due solely to the small physical dimensions of IC ' s . Compatible
capacitors have been fabricated, using SiO as the dielectric,
2but these have values on the order of 0.3 pf/mil which makes
21
them too small for most uses. Inductors are impossible to
fabricate in a monolithic IC : if a given inductor is scaled
down in size by some scale factor, not only does inductance
decrease by the same scale factor, but also the series resistance,
22
so that Q decreases as the square of the scale factor.
Isolation in monolithic IC ' s is most often accomplished by
reverse biasing of the component-to-substrate and component-to-
isolation diffusion junctions. For instance, the diffused resistor
of Figure II-5 could be isolated by insuring that the epi region
was always at a higher potential than the substrate. If the
substrate is kept at the lowest potential in the IC, as is usually
the case, then all such isolation diodes will be reverse biased,
or at least never forward biased Experience has shown that proper
use of diode isolation has virtually eliminated interaction of IC
elements; leakage currents are negligible and parasitic effects
23-25
essentially only limit bandwidth.
Following the batch fabrication outlined above, monolithic
IC's are tested on the wafer. Then the wafer is separated into
the individual dice for further testing and packaging. The
packaging at present is the most costly step in monolithic IC
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production, and is inefficient from a volume standpoint: at
best, an IC chip ends up in a package about 2000 times as
large as the chip.
Cost Considerations
One of the most important parameters of any electronic
device is its cost, and monolithic IC's are no exception.
A large amount of the unit cost of an assembled monolithic
IC lies in its package; for example, the relatively cheap TO-5
type package at about 15 cents may be twice as expensive as the
chip it encloses. Getting the chip into its package, and the
necessary testing before and after packaging, further increase
the unit cost. These considerations are outside the scope of
this paper.
The cost of the chip itself is equally important; it is
this cost which makes the monolithic IC technology not only
feasible but dominant. Other costs, such as packaging, are
high only by comparison . There is one primary rule- of- thumb
:
all wafers cost about the same to process. The typical monolithic
IC production line uses the same diffusion schedule to produce all
its IC's; all that changes for different types of IC's are the
masks used. This means that overall IC area and process yield
become very important. The smaller the area of an IC, the more
IC's can be produced on a single wafer. And the higher the yield,
the more of these IC's are usable.
IC area is controlled by a mix of circuit design and mask
layout. The need for minimizing IC area dictates some unusual
design constraints. For instance, the 2 Kit diffused resistor in
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Figure II-5 had a surface area of 150 mil
,
which is five times
the area occupied by our illustrative transistor. Clearly the
total amount of resistance in an IC must be kept to a minimum,
and resistors should be replaced by transistors (or transistors
and smaller resistors) wherever possible. Mask layout is a job
for experienced experts; in passing, let us only note that
grouping IC elements in a single isolation region can be an
excellent method for conserving IC area.
Yield is a complicated function of many variables. It
might appear that if we are interested in decreasing the cost
per circuit function, then we should make IC ' s as complex as
possible to place as many functions as possible within the
inherently expensive package. However, it has been discovered
that increasing IC complexity (and hence IC area) produces a
rather dramatic decrease in yield; there appears to be an optimum
number of elements per IC in terms of unit cost. One factor here
is that a larger IC area increases the probability that the IC
will lie on a wafer defect, and thus be unacceptable. Maximum
bipolar monolithic IC area is typically 60 mils square.
Yield is also a sensitive function of IC specifications; too
demanding specifications can make most IC's unacceptable. And
finally, good circuit design can strongly improve yield by reducing
the effect of IC element variations on the IC's overall performance.
Yield is, like mask details and diffusion schedules, a very tightly
held secret of the IC manufacturer; however, ICE ' s Madland states
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that 1% was the 1966 average for monolithic IC ' s
, and, as a
more recent example, estimates a 10% monolithic IG yield for
28
RCA in late 1967.
A typical two inch diameter wafer might have cost fifty cents
to prepare. Epitaxy, diffusions, and other production costs might
raise the direct cost of the wafer to about $25. About 1,250 50 mils
square IC's can be formed on the wafer. That means that the direct
cost per chip, before packaging, would be about $2.00 for a 1%
yield and about $.20 for a 10% yield.
The initial costs of any monolithic IC are high. A set of
masks costs thousands of dollars. Much time and effort goes into
circuit design and optimization, and a continuing, expensive research
and development effort must accompany any competitive IC manufacturing.
This means that monolithic IC's are cheap only if their high initial
costs can be amortized in slight unit cost increments for very large
volume production. Hence any monolithic IC is usually designed for
a large market appeal: most linear IC's, for instance, are general
purpose designs.
Moreover, the market appeal of monolithic IC's depends largely
on their achieving many circuit functions per chip, so designs usually
maximize function density on the chip by incorporating small area
components: transistors, diodes, and small resistors are used, but
not capacitors or large resistors.
The preceding discussion points out the major disadvantage of
monolithic IC's, as compared to other IC technologies: lengthy,
expensive pre-production activity (design, optimization, and mask
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making). IC's which require rapid progression from inception to
production, or which require moderate unit prices for small
quantities, must come from some technology other than monolithic.
For instance, in a recent report engineers from the Navy Under-
water Sound Laboratory described their search for a suitable
29
microelectronic preamplifier for use with hydrophone transducers.
In addition to circuit performance disadvantages, the requisite
long and expensive development ruled out monolithic IC's from
consideration; a hybrid IC was the final choice.
The optimum IC, from economic factors, is the IC which
delivers the most circuit functions per unit cost. However, some
circuit functions, such as large capacitance, are prohibitively
expensive to integrate in monolithic form, and others, such as
inductance, are practically impossible. The logical approach is
to integrate only those functions which lend themselves readily
to monolithic construction, such as transistors with their biasing
networks, and use external discrete components as required to
realize a desired overall circuit function. This approach is
especially necessary in linear circuits, where standard IC
production must be applied to a large number of different circuit
30
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Engineers throughout the electronics industry must understand the details
of integrated circuit (IC) design, so that they can recognize possible IC
applications, evaluate existing IC's, and, at times, even design new IC's. In
particular, they must understand monolithic IC design, since the monolithic IC
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This thesis provides a complete introduction to monolithic IC design: circuit
selection, circuit design, and circuit evaluation are discussed. Fabrication
information and terminology are included as appendices. The corresponding design
phases of a new IC — the integrated voltage-to-frequency converter (VFC)—are
discussed in each section of the thesis, to illustrate the applications of the
various design principles. This integrated VFC, designed by the author, is
shown to be a feasible monolithic IC design.
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